# CAT35C202H - High Endurance 2K BIT SERIAL E<sup>2</sup>PROM

# 1MHz **OPERATION**

#### **DESCRIPTION**

**Preliminary** 


The CAT35C202H is a high endurance CMOS 2K bit Serial E<sup>2</sup>PROM memory device organized in 128 registers of 16 bits (ORG pin at Vcc) or 256 registers of 8 bits each (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C202H is manufactured using Catalyst's advanced CMOS E<sup>2</sup>PROM floating gate technology. It is designed to endure 100,000 erase/write cycles and has a data retention of 100 years. Packaged in an 8-pin DIP and Small Outline packages. To be offered in a 3V version (CAT33C202).

#### **FEATURES**

- Highly reliable CMOS floating gate technology
- 10ms programming cycle
- Single 5V supply
- 128x16 or 256x8 user selectable serial memory
- Compatible with General Instruments ER5912
- Self timed programming cycle with Autoerase
- Word and chip erasable
- Operating range 0°C to 70°C
- 100,000 erase/write cycles
- 100 year data retention
- Power-up inadvertent write protection



#### PIN CONFIGURATION




#### PIN FUNCTIONS

cs	Chip select
CLK	Clock input
DI	Serial data input
DO	Serial data output
Vcc	+5V power supply
RDY/BUSY	Status output
GND	Ground
ORG	Memory organization

Note: When the ORG pin is connected to Vcc, the 128x16 organization is selected. When it is connected to ground, the 256x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 128x16 organization.

#### **BLOCK DIAGRAM**



CATALYST SEMICONDUCTOR, INC.

Preliminary

T-46-13-27

# **ABSOLUTE MAXIMUM RATINGS \***

Power supply (Vcc) ....+7V

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC CHARACTERISTICS**

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Conditions	Limits		Max.	Unit	
Icc1 Current consumption (operating		DI=0.0V, SK=5.0V V <sub>CC</sub> =5.0V, CS = 5.0V DO unloaded	Min.	Тур.	3	mA	
lcc2	Current consumption (stand-by)	V <sub>CC</sub> = 5.5V, CS = 0 DI = 0, SK = 0			100	μΑ	
lu	Input leakage current	V <sub>IN</sub> = 5.5V			10	μΑ	
ILO	Output leakage current	V <sub>OUT</sub> = 5.5V, CS = 0			10	μΑ	
VIH	High level input voltage		2.0		Vcc +1	٧	
VIL	Low level input voltage		-0.1		0.8	V	
Voн	High level output voltage	1он = -400µА	2.4			٧	
Vol	Low level output voltage	loL = 2.1mA			0.4	V	

#### INSTRUCTION SET

Instruction Start Bit Opco		Opcode	Address		Data		Comments	
man donon	J. J. J.	Operation	256 x 8	128 x 16	256 x 8	128 x 16		
READ	1	1000	A7 - A0	A6 - A0			Read address AN - A0	
PROGRAM	1	X100	A7 - A0	A6 - A0	D7 - D0	D15 - D0	Program address AN - A0	
PEN	1	0011	00000000	0000000			Program enable	
PDS	1	0000	00000000	0000000			Program disable	
ERAL	1	0010	00000000	0000000			Erase all addresses	
WRAL	1	0001	00000000	0000000	D7 - D0	D15 - D0	Write all addresses	

CATALYST SEMICONDUCTOR

15E D 1965695 0000733 1

**Preliminary** 



CAT35C202H

T-46-13-27

# **AC CHARACTERISTICS**

 $(V_{CC} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol Parameter	Conditions	Limits			Unit	
		Min.	Тур.	Max.		
tcss	CS setup time		50			ns
tcsH	CS hold time		100			ns
tois	DI setup time	C <sub>L</sub> = 100pF	100			ns
tоін	DI hold time	V <sub>OL</sub> = 0.8V, V <sub>OH</sub> = 2.0V V <sub>IL</sub> = 0.45V, V <sub>IH</sub> = 2.4V	100			ns
tPD1	Output delay to 1				500	ns
tppo	Output delay to 0				500	ns
tew	Erase/Write pulse width				10	ms
tskHI	Minimum SK high time		250			ns
tskLow	Minimum SK low time		250			ns
CKMAX	Maximum clock frequency		DC		1	MHz




**Preliminary** 

CAT35C202H



T-46-13-27


#### **SYNCHRONOUS TIMINGS**




# INSTRUCTION TIMING <ORGANIZATION>

Organization	A <sub>N</sub> (or AN)	D <sub>N</sub> (or DN)	
256 x 8	A <sub>7</sub>	D <sub>7</sub>	
128 x 16	A <sub>6</sub>	D <sub>15</sub>	

# INSTRUCTION TIMING <READ>




# INSTRUCTION TIMING <PROGRAM>




T-46-13-27


# INSTRUCTION TIMING <PEN, PDS 256 x 8 organization>



# INSTRUCTION TIMING <PEN, PDS 128 x 16 organization>




# INSTRUCTION TIMING <ERAL 256 x 8 organization>



**CAT35C202H** 


T-46-13-27

# INSTRUCTION TIMING < ERAL 128 x 16 organization>




SEMICONDUCTOR, INC.

# INSTRUCTION TIMING <WRAL 256 x 8 organization>



# INSTRUCTION TIMING <WRAL 128 x 16 organization>



#### **DEVICE OPERATION**

The CAT35C202H is a CMOS 2048 bit nonvolatile memory intended for use with all standard controllers. The CAT35C202H can be organized as either 128 registers by 16 bits, or as 256 registers by 8 bits. Six 12 bit instructions (13 bit instruction in 256 by 8 organization) control the reading, writing, and erase operations of the device. The CAT35C202H operates on a single 5V supply and will generate on chip the high voltage required during any programming operations. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normal in a high impedance state except when reading data from the device. The ready/busy status can be determined after a programming operation by polling the RDY/BUSY pin.

The format for all instructions sent to the

**Preliminary** 



**CAT35C202H** 

T-46-13-27

CAT35C202H is one logical "1" start bit, a 4 bit op code, a 7 bit address (8 bit address when organized as 256 X 8), and for write operations a 16 bit data field (8 bit data field when organized as 256 X 8).

Upon receiving a READ command and address (clocked into the DI pin), the DO pin of the CAT35C202H will come out of the high impedance state. After sending 1 dummy zero bit the 16 bits (or 8 bits) of data located at the address location specified in the instruction will be shifted out. The data bit being shifted out will toggle on the rising edge of the CLK and becomes stable after the specified time delay (tpD1 and tpD0).

#### **ERASE/WRITE ENABLE AND DISABLE**

The CAT35C202H powers up in the programming disable state. Any programming after power-up or after a PDS (programming disable) instruction must first be preceded by the PEN (programming enable) instruction. Once programming is enabled, it will remain enabled until power to the device is removed or the PDS instruction is sent. The PDS instruction can be used to disable all the CAT35C202H's program and erase functions, and will prevent any accidental programming or erasing of the device. Data can be read normally from the CAT35C202H regardless of the programming enable/disable status.

#### **PROGRAM**

After receiving a PROGRAM command, address, and the data, the RDY/BUSY pin goes low and the self clocking erase and data store cycle begins. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.

#### **ERASE ALL**

Upon receiving an ERAL command, the RDY/BUSY pin goes low and the self clocking erase sequence starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin.



#### **WRITE ALL**

Upon receiving a WRAL command and data, the RDY/BUSY pin goes low and the self clocking data store cycle starts. The clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C202H can be determined by polling the RDY/BUSY pin. It IS necessary for all memory locations to be erased before the WRAL command is executed.