Features

- Compatible with MCS-51™ products
- On-chip Flash Program Memory
 - Endurance: 125,000 Write/Erase Cycles
- On-chip EEPROM Data Memory
 - Endurance: 125,000 Write/Erase Cycles
- 512 x 8-bit RAM
- ISO 7816 I/O Port
- Random Word Generator
- Two 16-bit Timers
- Six Interrupt Sources, Two-level Interrupt Priority
- · Security features
 - Power-down Protection
 - Low-frequency Protection and High-frequency Filter
- Low-power Idle and Power-down Modes
- Bond Pads Locations Conform to ISO 7816-3
- Temperature Range: -20°C to +85°C

Description

The AT89SC series is a low-power, high-performance 8-bit microcontroller family with Flash programmable and erasable read only memory and EEPROM data memory. The devices are manufactured using Atmel's high-density CMOS technology and are compatible with the industry standard 80C51 and 80C52 instruction set.

By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89SC is a powerful microcontroller which provides a highly flexible and cost-effective solution to many data storage and/or data transfer applications which require a high level of security.

The AT89SC family provides the following standard features: 16K to 24K bytes of system programmable Flash, 8K to 16K bytes of EEPROM, 512 bytes of RAM, two 16-bit timers, a six-vector, two-level interrupt and clock circuitry. For product references see Table 2 on page 6.

Pin Configuration

	SOIC 1	Top View
NC NC NC NC NC NC Clock	SOIC 1 2 3 4 5 6 7 8	17 NC 18 NC 19 NC 20 NC 21 NC 22 NC 23 Ground 24 NC
NC Vdd NC NC NC NC NC	9 10 11 12 13 14 15 16	25 NC 26 I/O 27 NC 28 NC 29 NC 30 NC 31 NC 32 NC

NC: No connect



8-bit Flash Secure Microcontroller

AT89SCXXXXA Summary

Complete datasheet available under NDA




Rev. 1263AS-02/99



Block Diagram

Figure 1. AT89SC System Block Diagram



Overview

CPU

The CPU is compatible with the industry standard 80C51 and 80C52 instruction set.

Reduced Power Modes

To exploit the power savings for secure systems available in CMOS circuitry, Atmel's microcontrollers have two software-invoked reduced power modes.

IDLE MODE: The CPU is turned off while the RAM and other on-chip peripherals continue operating. In this mode, current draw is reduced to approximately 15 percent of the current drawn when the device is fully active.

POWER-DOWN MODE: All on-chip activities are suspended while the on-chip RAM continues to hold its data.

In addition, the devices are designed using static logic which does not require continuous clocking. That is, the clock frequency can be slowed or even stopped while waiting for an internal event.

Security Features

The AT89SC microcontroller provides the following security features:

- Power-down protection
- Low-frequency protection against static analysis
- · High-frequency filter against intrusion
- · Shipping and initialization protected by Transport Code
- Unique serial number
- Hardware Protection: layout, bus scrambling, others (undisclosed)

Memory Organization


The AT89SC microcontrollers have the following memory organization, as shown in Figure 2.

- 16-bit addressable Flash programmable and erasable read-only memory
- 16-bit addressable data/program memory (EEPROM)
- 16-bit addressable data memory (external on-chip RAM)
- 8-bit addressable data memory (internal RAM plus SFRs)

The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by an 8-bit CPU. Nevertheless, 16-bit data memory can also be generated through the DPTR register.

Program memory is read-only in normal operational mode. Both Flash memory and EEPROM memory program locations are directly addressable. The EEPROM memory program locations follow the Flash memory space.

Figure 2. The AT89SC Memory⁽¹⁾



Note: 1. These addresses apply to the AT89SC168A. The addresses followed by * and ** should be scaled according to the memory size of the device as shown in the table below.

Device	*	**
AT89SC168A	4000H	5FFFH
AT89SC1616A	4000H	7FFFH
AT89SC248A	6000H	7FFFH

Program Memory


The AT89SC Microcontroller has separate address spaces for program memory and data memory. Each product contains 16K or 24K bytes of Flash program memory. The EEPROM can be optionally used as a program memory extension if more space is needed.

Data Memory

The AT89SC can directly address up to 16K bytes of EEPROM data memory. The MOVX instruction accesses the EEPROM data memory. (Refer to the Instruction Set section in this datasheet for a more detailed description of instructions).

The AT89SC family also features 256 bytes of internal RAM including a number of Special Function Registers (SFR). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). The upper 128 bytes of RAM can only be accessed by indirect addressing. Figure 2 shows the AT89SC data memory organization. In addition, 256 bytes of external on-chip RAM are accessible with the MOVX @ DPTR instruction from address FF00H to FFFFH.

Figure 3. The Lower 128 Bytes of Internal RAM







The Instruction Set

All members of the Atmel AT89SC 8-bit microcontroller family execute the same instruction set. This instruction set is optimized for 8-bit control applications and provides a variety of fast addressing modes for accessing the RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for 1-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

Addressing Modes

The AT89SC microcontroller instruction set includes the following addressing modes:

- Direct Addressing: Operand is specified by an 8-bit address field.
- Indirect Addressing: Operand is specified by an 8- or 16bit register.
- Register Instructions: Operand is a register (R0-R7) of selected bank.
- Register-Specific Instructions: Instruction is specific to a certain register and operand is implicit.
- Immediate Constants: Operand is specified by an 8- or 16-bit register field.
- Indexed Addressing: Access to program memory.

Instruction Type

- · Data Transfers
 - From/to internal RAM
 - From/to external on-chip RAM (except AT89SC168)
 - From/to EEPROM
 - From Flash
- · Arithmetic and logical Instructions
 - Manipulations on bytes
- Boolean Instructions
 - Manipulations and test on bits
- Jump Instructions
 - Unconditional jump
 - Conditional jump
 - Subroutine call and return
 - Interrupt Return

Download Mode

The AT89SC microcontroller has a special functional mode which allows the Flash to be written for new software download. The new software is loaded through the ISO port and written into the Flash memory. This download mode is software controlled, so if the software in use does not contain the download facility, no new program can be loaded.

Master Clock Generation

The master clock of the CPU is generated from the external ISO 7816 clock. In the rest of this document, all timing values will be given with reference to the master clock MCLK.

Interrupt Structure

The AT89SC core provides up to five interrupt sources: two timer interrupts, a security interrupt, a memory interrupt, and an external interrupt.

Each of the interrupt sources can be individually enabled or disabled by setting or clearing the corresponding Interrupt Enable (IE) bit in the SFR. This register also contains a global disable bit, which can be cleared to disable all interrupts at once, disregarding the state of each individual bit enable.

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing the corresponding Interrupt Priority (IP) bit in the SFR.

Random Word Generator

The random word generator provides a 32-bit random word located in four SFRs: RDW0, RDW1, RDW2, RDW3. These four registers operate as a 32-bit shift register with feedback. The feedback loop gives the longest cycle (number of clock runs between two occurrences of the same sequence) and the maximum spread between two consecutive generated numbers (two snapshots separated by one clock pulse).

Reset

The active low RST pin is filtered to generate an active high internal reset signal. Holding this RST pin low for at least two machine cycles (12 MCLK periods) while the oscillator is running accomplishes a CPU reset. If the clock frequency reaches the maximum clock input frequency or if the power supply is less than the minimum supply voltage, the internal reset line is automatically driven high. It is released once the power supply or the clock frequency has returned to its normal operating value.

Power-On Reset

The AT89SC microcontrollers have an internal Power-On reset. When power is turned on, the circuit holds this signal high for three machine cycles. The CPU reset is a logical OR between power-on reset and the internal reset signal.

Timers

The AT89SC features two 16-bit timer registers: Timer 0 and Timer 1. These registers are incremented every machine cycle. Thus, the register counts machine cycles. Since a machine cycle consists of 6 MCLK periods, the count rate is 1/6 of the MCLK frequency.

In addition to the timer functions, Timer 0 and Timer 1 have four operating modes: 13-bit timer, 16-bit timer, 8-bit autoreload, split timer.

I/O Port

The I/O Port is supported by a single I/O port line. It is managed by software which conforms to ISO 7816 standards. An interrupt can be generated on each falling edge of the I/O line.

CPU Timing

The internal clock generator defines the sequence of states that make up the microcontroller machine cycle.

Machine Cycles


A machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts 1 MCLK period. Thus, a machine cycle lasts 6 MCLK periods or 1.68 μ s if the clock frequency is 3.57 MHz.

Each state is divided into a Phase 1 half and a Phase 2 half. Figure 4 shows the fetch/execute sequences in states and phases for various kinds of instructions. Normally two

program fetches are generated during each machine cycle, even if the instruction being executed does not require it. If the instruction being executed does not need more code bytes, the CPU ignores the extra fetch, and the Program Counter is not incremented.

Execution of a one-cycle instruction (Figure 4, A and B) begins during State 1 of the machine cycle, when the opcode is latched into the Instruction register. A second fetch occurs during S4 of the same machine cycle. Execution is complete at the end of State 6 of this machine cycle.

Figure 4. State Sequences







AT89SC AC/DC Characteristics

Table 1. AT89SC AC/DC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Supply voltage		2.7		5.5	V
F _{osc}	Clock input frequency	V _{CC} = 5.0V	0.8		8	MHz
		V _{CC} = 3.0V	0.5		4	MHz
T _{CYC}	CPU cycle time			6		MCLK
I _{cc}	Power Consumption	Active mode, 5.0V/4 MHz		6		mA
		Active mode, 3.0V/4 MHz		2.5		mA
		Power-Down mode, 5.0V/4 MHz		100		μA
		Power-Down mode, 3.0V/4 MHz		60		μA
		Power-Down mode, 5.0V/no clock		40		μA
		Power-Down mode, 3.0V/no clock		20		μA

- Notes: 1. A 200K Ω pull-up resistor has been added to all the input ports.
 - 2. A Schmitt trigger has been added to all the input ports to improve the noise immunity.
 - 3. MCLK is the master clock period which is 1/Fosc for the AT89SCXXXXA products.

Table 2. The AT89SC Family

Device Name	Flash	EEPROM	RAM
AT89SC168 ⁽¹⁾	16K bytes	8K bytes	256 bytes
AT89SC168A	16K bytes	8K bytes	512 bytes
AT89SC1616A	16K bytes	16K bytes	512 bytes
AT89SC248A	24K bytes	8K bytes	512 bytes

Notes: 1. The description of the AT89SC family of products found in this datasheet is not valid for the AT89SC168. For this particular product, please refer to the first edition of AT89SC Microcontrollers for Smart Cards datasheet (literature number 0674A).

Package Outline




Table 3. Dimensions in mm

Symbol	Min	Max
А	2.29	3.048
A1	0.102	0.279
A2		
В	0.356	0.508
С	0.10	0.318
Е	11.05	11.430
е	1.27 BSC	
Н	13.868	14.4
L	0.53	1.08
α	0°	10°
D	20.14	20.75

Table 4. Dimensions in Inches

Symbol	Min	Max
А	0.090	0.12
A1	0.004	0.011
A2		
В	0.014	0.020
С	0.004	0.0125
Е	0.435	0.450
е	0.05 BSC	
Н	0.546	0.567
L	0.021	0.0425
α	0°	10°
D	0.793	0.817





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686677
FAX (44) 1276-686697

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road
Tsimshatsui East
Kowloon, Hong Kong
TEL (852) 27219778
FAX (852) 27221369

Iapan

Atmel Japan K.K. Tonetsu Shinkawa Bldg., 9F 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4 42 53 60 00

FAX (33) 4 42 53 60 01

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

