#### 1 Megabit×8 CMOS Flash EPROM


#### Preliminary information

#### Features


- Organization: 1M×8
- Sector architecture
- Sixteen 64K byte sectors
- Equal sector architecture
- Erase any combination of sectors or full chip
- Single 5.0±0.5V power supply for read/write operations
- Sector protection
- High speed 55/70/90/120/150 ns address access time
- Automated on-chip programming algorithm
- Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
- Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware RESET pin
  - Resets internal state machine to read mode

- Low power consumption
- 30 mA maximum read current
- 50 mA maximum program current
- 1  $\mu$ A typical standby current ( $\overline{RESET} = 0$ )
- JEDEC standard software, packages and pinouts
  - 40-pin TSOP
  - 44-pin PSOP
- Detection of program/erase cycle completion
- DQ7 DATA polling
- DQ6 toggle bit
- DQ2 toggle bit
- RY/BY output
- Erase suspend/resume
- Supports reading data from or programming data to a sector not being erased
- Low V<sub>CC</sub> write lock-out below 2.8V


#### Logic block diagram



#### Pin arrangement



#### 44-pin PSOP



#### Selection guide

		29F080-55	29F080-70	29F080-90	29F080-120	29F080-150	Unit
Maximum access time	t <sub>AA</sub>	55	70	90	120	150	ns
Maximum chip enable access time	$t_{CE}$	55	70	90	120	150	ns
Maximum output enable access time	t <sub>OE</sub>	25	30	35	50	50	ns



#### Functional description

The AS29F080 is an 8 megabit, 5 volt only Flash memory organized as 1 Megabyte of 8 bits each. For flexible erase and program capability, the 8 megabits of data is divided into sixteen 64K byte sectors. The  $\times$ 8 data appears on DQ0–DQ7. The AS29F080 is offered in JEDEC standard 40-pin TSOP and 44-pin PSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V  $V_{CC}$  supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29F080 offers access times of 55/70/90/120/150 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable ( $\overline{\text{CE}}$ ), write enable ( $\overline{\text{WE}}$ ), and output enable ( $\overline{\text{OE}}$ ) controls.

The AS29F080 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.0 second. Hardware sector protection disables both program and erase operations in all  $\alpha$  any combination of the sixteen sectors. The device provides true background erase with Erase Suspend, which puts erase operations on hold to either read data from or program data to a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29F080 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 5.0V power supply operation for read, write, and erase functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations during power transitions. The RY/ $\overline{BY}$  pin,  $\overline{DATA}$  polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed. DQ2 indicates which sectors are being erased.

The AS29F080 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when  $V_{CC}$  is less than  $V_{LKO}$  (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$ . To initiate write commands,  $\overline{CE}$  and  $\overline{WE}$  must be logical zero and  $\overline{OE}$  a logical one.

When the device's hardware RESET pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29F080 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes are programmed one at a time using EPROM programming mechanism of hot electron injection.



					_				
Operating modes									
Mode	<del>CE</del>	ŌĒ	$\overline{W}\overline{ ext{E}}$	A0	<i>A</i> 1	A6	A9	RESET	DQ
ID read MFR code	L	L	Н	L	L	L	$V_{\mathrm{ID}}$	Н	Code
ID read device code	L	L	Н	Н	L	L	$V_{\mathrm{ID}}$	Н	Code
Read	L	L	Н	A0	A1	A6	A9	Н	$D_{OUT}$
Standby	Н	X	X	X	X	X	X	Н	High Z
Output disable	L	Н	Н	X	X	X	X	Н	High Z
Write	L	Н	L	A0	A1	A6	A9	Н	$D_{\mathrm{IN}}$
Enable sector protect	L	$V_{\mathrm{ID}}$	Pulse/L	L	Н	L	$V_{\mathrm{ID}}$	Н	X
Sector unprotect	L	$V_{\mathrm{ID}}$	Pulse/L	L	Н	Н	$V_{\mathrm{ID}}$	Н	X
Verify sector protect <sup>†</sup>	L	L	Н	L	Н	L	$V_{\mathrm{ID}}$	Н	Code
Hardware Reset	X	X	X	X	X	X	X	L	High Z
·									

 $L = Low~(<\!V_{IL}\!) = logic~0; H = High~(>\!V_{IH}\!) = logic~1; V_{ID} = 12.0 \pm 0.5V; X = don't~care.$ 

## Mode definitions

Item	Description
ID MFR code, device code	Selected by A9 = $V_{ID}(11.5-12.5V)$ , $\overline{CE} = \overline{OE} = A1 = A6 = L$ , enabling outputs. When A0 is low $(V_{IL})$ the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high $(V_{IH})$ , $D_{OUT}$ represents the device code for the 29F080.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$ , $\overline{WE} = H$ . Data is valid in $t_{ACC}$ time after addresses are stable, $t_{CE}$ after $\overline{CE}$ is low and $t_{OE}$ after $\overline{OE}$ is low.
Standby	Selected with $\overline{\text{CE}}$ = H. Part is powered down, and I <sub>CC</sub> reduced to <1.0 mA for TTL input levels and <200 $\mu$ A for CMOS levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with $\overline{\text{OE}}$ pulled high.
Write	Selected with $\overline{\text{CE}} = \overline{\text{WE}} = L$ , $\overline{\text{OE}} = H$ . Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ , whichever occurs later. Data latching occurs on the rising edge $\overline{\text{WE}}$ or $\overline{\text{CE}}$ , whichever occurs first. Filters on $\overline{\text{WE}}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h with sector address. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply $+12V$ to RESET to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of $+12V$ from RESET.

 $<sup>^{\</sup>dagger}$ Verification of sector protect during A9 =  $V_{ID.}$ 



Item	Description
RESET	Resets the interal state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = L$ , data may be corrupted.
Deep power down	Hold $\overline{\text{RESET}}$ low to enter deep power down mode (<1 $\mu A$ CMOS). Recovery time to active mode is 1.5 $\mu s$ .

#### Sector address and architecture

		Equal se	ctor address (AS2	Equal sector architecture (AS29F080)	
Sector	A19	A18	A17	A16	×8 Size (Kbytes)
0	0	0	0	0	00000h–0FFFFh 64
1	0	0	0	1	10000h-1FFFFh 64
2	0	0	1	0	20000h–2FFFFh 64
3	0	0	1	1	30000h–3FFFFh 64
4	0	1	0	0	40000h–4FFFFh 64
5	0	1	0	1	50000h-5FFFFh 64
6	0	1	1	0	60000h–6FFFFh 64
7	0	1	1	1	70000h–7FFFFh 64
8	1	0	0	0	80000h–8FFFFh 64
9	1	0	0	1	90000h–9FFFFh 64
10	1	0	1	0	A0000h–AFFFFh 64
11	1	0	1	1	B0000h-BFFFFh 64
12	1	1	0	0	C0000h–CFFFFh 64
13	1	1	0	1	D0000h–DFFFFh 64
14	1	1	1	0	E0000h–EFFFFh 64
15	1	1	1	1	F0000h–FFFFFh 64

## READ codes

Mode	A19–A16	A6	A1	A0	Code
MFR code (Alliance Semiconductor)	X	L	L	L	52h
Device code	X	L	L	Н	D5h
Sector protection	Sector address	L	Н	L	01h protected 00h unprotected

Key: L =Low (<V $_{IL}$ ); H = High (>V $_{IH}$ ); X =Don't care



#### Command format

	Required		bus ite cycle		bus rite cycle	3rd bus w	rite cycle	4th bus read/	write cycle	5th bus w	rite cycle	6th bus w	rite cycle
Command sequence	bus cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Reset/Read	1	XXXXh	F0h	Read Address	Read Data								
Reset/Read	4	5555h	AAh	2 <i>AAA</i> h	55h	5555h	FOh	Read Address	Read Data				
Autoselect ID Read	4	5555h	<i>AA</i> h	2 <i>AAA</i> h	55h	5555h	90h	MFR code 00h device code 01h sector protection XXX02h	MFR code 52h device code D5h protected 01h unprotected 00h				
Program	4	5555h	AAh	2 <i>AAA</i> h	55h	5555h	A0h	Program Address	Program Data				
Chip Erase	6	5555h	AAh	2 <i>AAA</i> h	55h	5555h	80h	5555h	AAh	2 <i>AAA</i> h	55h	5555h	10h
Sector Erase	6	5555h	AAh	2 <i>AAA</i> h	55h	5555h	80h	5555h	AAh	2 <i>AAA</i> h	55h	Sector Address	30h
Sector Erase Suspend	1	XXXXh	B0h										
Sector Erase Resume	1	XXXXh	30h	_		_							

<sup>1</sup> Bus operations defined in "Mode definitions," on page 3.

<sup>2</sup> Reading from and programming to non-erasing sectors allowed in Erase Suspend mode.

<sup>3</sup> Address bit A15 = X = Don't care for all address commands.

<sup>4</sup> Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address.

<sup>5</sup> Address bit A17 = X = Don't care for all address commands except Program Address and Sector Address.

<sup>6</sup> Address bit A18 = X = Don't care for all address commands except Program Address and Sector Address.

<sup>7</sup> Address bit A19 = X = Don't care for all address commands except Program Address and Sector Address.



Command definitions	<u> </u>
Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
	AS29F080 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +12V on A9. AS29F080 also contains an ID Read command to read the device code with only +5V, since multiplexing +12V on address lines is generally undesirable.
ID Read	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XXX00h to return MFR code. Follow ID Read command sequence with a read sequence from address XXX01h to return device code.
	To verify write protect status on sectors, read address XXX02h. Sector addresses A19–A16 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 µs after RESET is driven low. RY/BY remains low until internal state machine resets. After RESET is set high, there is a delay of 1.5 µs for the device to permit read operations.
	Programming the AS29F080 is a four bus cycle operation performed on a byte-by-byte basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ , whichever is last; data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ , whichever is first. The AS29F080's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
Byte Programming	Check programming status by sampling data on the DATA polling (DQ7), toggle bit (DQ6), or RY/BY pin. The AS29F080 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation.
	The AS29F080 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29F080 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in DQ5 = 1 (exceeded programming time limits); reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, DQ5 and RY/ $\overline{BY}$ read high, and DQ6 continues to toggle. In this state, a Reset command returns the device to read mode.
	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.
Chip Erase	Chip erase does not require logical 0s to be written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F080 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The 29F080 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.



Item	Description
Sector Erase	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Identify the sector to be erased by addressing any location in the sector. The address is latched on the falling edge of WE; the command, 30h is latched on the rising edge of WE. The sector erase operation begins after a 80 $\mu$ s time-out.
	To erase multiple sectors, write the Sector Erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be <80 $\mu s$ , or the AS29F080 ignores the command and erasure begins. During the 80 $\mu s$ time-out period any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out period resets the AS29F080 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.
	The entire array need not be written with 0s prior to erasure. AS29F080 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F080 requires no CPU control or timing signals during sector erase operations.
	Automatic sector erase begins after 80 $\mu$ s time-out from the last rising edge of $\overline{WE}$ from the sector erase command stream and ends when the $\overline{DATA}$ polling (DQ7) is logical 1. $\overline{DATA}$ polling address must be performed on addresses that fall within the sectors being erased. AS29F080 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.
	Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.
	AS29F080 ignores any commands during erase suspend other than Reset, Program or Erase Resume commands. Use the Reset command to put the device in erase-suspend-read mode if the Erase-Suspend-Program operation fails. Writing the Erase Resume Command continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands.
Erase Suspend	AS29F080 takes $0.1-15~\mu s$ to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/ $\overline{BY}$ . Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F080 ignores redundant writes of Erase Suspend.
	While in erase-suspend mode, AS29F080 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase, treated as standard read or standard programming mode. AS29F080 defaults to erase-suspend-read mode while an erase operation has been suspended.
	Write the Resume command 30h to continue operation of sector erase. AS29F080 ignores redundant writes of the Resume command. AS29F080 permits multiple suspend/resume operations during sector erase.



Item	Description
Sector Protect	When attempting to write to a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <1 $\mu$ s. When attempting to erase a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <5 $\mu$ s. In both cases, the device returns to read mode without altering the specified sectors.
Ready/Busy	RY/ $\overline{BY}$ indicates whether an automated on-chip algorithm is in progress (RY/ $\overline{BY}$ = low) or completed (RY/ $\overline{BY}$ = high). The device does not accept Program/Erase commands when RY/ $\overline{BY}$ = low. RY/ $\overline{BY}$ = high when device is in erase suspend mode. RY/ $\overline{BY}$ = high when device exceeds time limit, indicating that a program or erase operation has failed. RY/ $\overline{BY}$ is an open drain output, enabling multiple RY/ $\overline{BY}$ pins to be tied in parallel with a pull up resistor to V <sub>CC</sub> .
Status operations	
DATA polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip program algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip program algorithm (1 after completion of erase agorithm).
Toggle bit 1 (DQ6)	Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for <1 $\mu$ s during program mode writes, and <5 $\mu$ s during erase (if all selected sectors are protected); in both cases, data is unaffected.
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). $\overline{DATA}$ polling remains active; $\overline{CE}$ powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.
Sector erase timer (DQ3)	Checks whether sector erase timer window is open. If $DQ3 = 1$ , erase is in progress; no commands will be accepted. If $DQ3 = 0$ , the device will accept sector erase commands. Check $DQ3$ before and after each Sector Erase command to verify that the command was accepted.
Toggle bit 2 (DQ2)	During sector erase, DQ2 toggles with $\overline{OE}$ or $\overline{CE}$ only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with $\overline{OE}$ or $\overline{CE}$ for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.



#### Write operation status

•	Status			DQ6	DQ5	DQ3	DQ2	$RY/\overline{BY}$
	Auto progra	mming	<del>DQ</del> 7	Toggle	0	N/A	No toggle	0
	Program/era	ase in auto erase	0	Toggle	0	1	Toggle <sup>†</sup>	0
		Read erasing sector	1	No toggle	0	N/A	Toggle	1
In progress	Erase suspend mode	Read non-erasing sector	Data	Data	Data	Data	Data	1
		Program in erase suspend	DQ7	Toggle	0	N/A	Toggle <sup>†</sup>	0
	Auto programming (byte)		<del>DQ</del> 7	Toggle	1	N/A	No toggle	1
Exceeded time limits	Program/era	ase in auto erase	0	Toggle	1	1	Toggle <sup>†</sup>	1
	G	erase suspend suspended sector)	DQ7	Toggle	1	N/A	No toggle	1

DQ2 toggles when an erase-suspended sector is read repeatedly.


DQ6 toggles when any address is read repeatedly.

DQ2 = 1 if byte address being programmed is read during erase-suspend program mode.


 $<sup>^\</sup>dagger DQ2$  toggles when the read address applied points to a sector which is undergoing erase, suspended erase, or a failure to erase.



#### Automated on-chip programming algorithm



#### Automated on-chip erase algorithm




Sector address/30h

optional sector erase commands

<sup>&</sup>lt;sup>†</sup> The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




#### DATA polling algorithm



# <sup>†</sup> VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.

## Toggle bit algorithm



 $<sup>^{\</sup>dagger}$ DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.


<sup>&</sup>lt;sup>‡</sup> DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.




561					
DC electrical characteristics				$v_{cc}$	$= 5.0\pm0.5 \text{V}$
Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	$I_{LI}$	$V_{\rm IN} = V_{\rm SS}$ to $V_{\rm CC}$ , $V_{\rm CC} = V_{\rm CC~MAX}$	-	±1	μΑ
A9 Input load current	$I_{LIT}$	$V_{CC} = V_{CC \text{ MAX}}, A9 = 12.5V$		90	μΑ
Output leakage current	$I_{LO}$	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC MAX}$	-	±1	μΑ
Output short circuit current <sup>1</sup>	$I_{OS}$	$V_{OUT} = 0.5V$	-	200	mA
Active current, read @ 6MHz <sup>2</sup>	$I_{CC}$	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{OE}} = V_{\text{IH}}$	-	30	mA
Active current, program/erase <sup>3</sup>	I <sub>CC2</sub>	$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}}$	-	50	mA
Standby current (TTL)	$I_{SB1}$	$V_{CC} = V_{CCMAX}$ , $CE = V_{IH}$ , $RESET = V_{IH}$	-	1.0	mA
Standby current (TTL-Reset)	I <sub>SB2</sub>	$V_{CC} = V_{CCMAX}$ , $\overline{RESET} = V_{IL}$	-	200	μΑ
Standby current (CMOS)	$I_{SB3}$	$V_{CC} = V_{CCMAX}$ , $\overline{CE} = V_{CC} \pm 0.3V$ , $\overline{RESET}$ = $V_{CC} \pm 0.3V$	-	200	μΑ
Deep power down current (CMOS-Reset)	$I_{SB4}$	$\overline{\text{RESET}} = V_{SS} \pm 0.3V$	-	5	μΑ
Input low voltage	$V_{\rm IL}$		-0.5	0.8	V
Input high voltage	$V_{IH}$		2.0	$V_{CC} + 0.5$	V
Output low voltage	$V_{OL}$	$I_{OL} = 5.8 \text{mA}$ , $V_{CC} = V_{CC \text{ MIN}}$	-	0.45	V
Output high valtage	$V_{OH1}$	$I_{OH}$ = -2.5 mA, $V_{CC}$ = $V_{CC MIN}$	2.4	-	V
Output high voltage	$V_{OH2}$	$I_{OH}$ = -100 $\mu$ A, $V_{CC}$ = $V_{CC\ MIN}$	V <sub>CC</sub> - 0.4	-	V
Low V <sub>CC</sub> lock out voltage	V <sub>LKO</sub>		2.8	4.2	V
Input HV select voltage	$V_{\mathrm{ID}}$		11.5	12.5	V

<sup>1</sup> Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second.  $V_{OUT} = 0.5V$  was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)

## Maximum negative overshoot waveform



## Maximum positive overshoot waveform



The  $I_{CC}$  current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with  $\overline{OE}$  at  $V_{IH}$ .

<sup>3</sup>  $\;\;$   $I_{\text{CC}}$  active while program or erase operations are in progress.




## AC parameters: read cycle

IEDEC				55	-7	70	-90 -120 -150		50				
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	$t_{RC}$	Read cycle time	55	-	70	-	90	-	120	-	150	-	ns
t <sub>AVQV</sub>	$t_{ACC}$	Address to output delay	_	55	-	70	-	90	-	120	-	150	ns
t <sub>ELQV</sub>	$t_{CE}$	Chip enable to output	_	55	1	70	-	90	-	120	1	150	ns
$t_{GLQV}$	$t_{OE}$	Output enable to output	-	25	1	30	-	35	-	50	-	50	ns
t <sub>EHQZ</sub>	$t_{\mathrm{DF}}$	Chip enable to output High Z	-	15	-	20	-	20	-	30	-	35	ns
t <sub>GHQZ</sub>	$t_{\mathrm{DF}}$	Output enable to output High Z	_	15	-	20	-	20	-	30	-	35	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output hold time from addresses, first occurrence of $\overline{\text{CE}}$ or $\overline{\text{OE}}$	0	-	0	-	0	-	0	-	0	-	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RESET high to output delay	_	1.5	-	1.5	-	1.5	-	1.5	-	1.5	μs

## Key to switching waveforms

Rising input Undefined output/don't care

#### Read waveform






# AC parameters — write cycle

WE controlled

JEDEC			- [	55	-7	70	-9	90	-1	20	-1	50	
Symbol	Std Symbol	Parameter	Min	Max	Unit								
t <sub>AVAV</sub>	t <sub>WC</sub>	Write cycle time	55	-	70	-	90	-	120	-	150	-	ns
$t_{AVWL}$	t <sub>AS</sub>	Address setup time	0	-	0	-	0	-	0	-	0	-	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address hold time	40	-	45	-	45	-	50	-	50	-	ns
$t_{DVWH}$	$t_{DS}$	Data setup time	25	-	30	-	45	-	50	-	50	-	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data hold time	0	-	0	-	0	-	0	-	0	-	ns
	$t_{OES}$	Output enable setup time	0	-	0	-	0	-	0	-	0	-	ns
	t <sub>OEH</sub>	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	10	-	ns
	t <sub>READY</sub>	RESET pin low to read mode	-	20	-	20	-	20	-	20	-	20	μs
	t <sub>RP</sub>	RESET pulse	500	-	500	-	500	-	500	-	500	-	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read recover time before write	0	-	0	-	0	-	0	-	0	-	ns
$t_{\rm ELWL}$	t <sub>CS</sub>	CE setup time	0	-	0	-	0	-	0	-	0	-	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE hold time	0	-	0	-	0	-	0	-	0	-	ns
t <sub>WLWH</sub>	$t_{WP}$	Write pulse width	35	-	35	-	45	-	50	-	50	-	ns
$t_{\mathrm{WHWL}}$	$t_{WPH}$	Write pulse width high	20	-	20	-	20	-	20	-	20	-	ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Programming time	6	-	6	-	6	-	6	-	6	-	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Erase time	0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform WE controlled






## AC parameters—write cycle 2

CE controlled


JEDEC			-1	55	-70		-9	-90 -120		-150			
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	$t_{WC}$	Write cycle time	55	-	70	-	90	-	120	-	150	-	ns
t <sub>AVEL</sub>	$t_{AS}$	Address setup time	0	-	0	-	0	-	0	-	0	-	ns
$t_{ELAX}$	$t_{AH}$	Address hold time	40	-	45	-	45	-	50	-	50	-	ns
t <sub>DVEH</sub>	$t_{DS}$	Data setup time	25	-	30	-	45	-	50	-	50	-	ns
$t_{EHDX}$	t <sub>DH</sub>	Data hold time	0	-	0	-	0	-	0	-	0	-	ns
	t <sub>OES</sub>	Output enable setup time	0	-	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Read	0	-	0	-	0	-	0	-	0	1	ns
	t <sub>OEH</sub>	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	10	1	ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read recover time before write	0	-	0	-	0	-	0	-	0	-	ns
$t_{WLEL}$	$t_{WS}$	WE setup time	0	-	0	-	0	-	0	-	0	-	ns
t <sub>EHWH</sub>	$t_{WH}$	WE hold time	0	-	0	-	0	-	0	-	0	-	ns
t <sub>ELEH</sub>	$t_{CP}$	CE pulse width	35	-	35	-	45	-	50	-	50	-	ns
t <sub>EHEL</sub>	$t_{CPH}$	CE pulse width high	20	-	20	-	20	-	20	-	20	-	ns
$t_{WHWH1}$	t <sub>WHWH1</sub>	Programming time	6	-	6	-	6	-	6	-	6	-	μs
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Erase time	0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform 2







Erase waveform ×16 mode only




#### **RESET** waveform



#### RY/BY waveform




## DATA polling waveform





## Toggle bit waveform



## Erase and programming performance


		Limits		
Parameter	Min	Typical	Max	Unit
Sector erase and verify-1 time (excludes 00h programming prior to erase)	-	1.0	-	sec
Byte programming time	-	10	-	μs
Chip programming time	-	7.2	-	sec
Erase program cycles	-	-	10,000	cycles

## Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to $V_{SS}$ on A9, $\overline{OE}$ , and $\overline{RESET}$ pin	-1.0	+13.0	V
Input voltage with respect to $V_{SS}$ on all DQ, address and control pins	-1.0	$V_{CC}+1.0$	V
Current	-100	+100	mA

Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 5.0V$ , one pin at a time.

#### AC test conditions





Recommended	oneratina	conditions
recommende	operating	Comunitions

Parameter	Symbol	Min	Тур	Max	Unit
Cumply voltage	V <sub>CC</sub>	+4.5	5.0	+5.5	V
Supply voltage	V <sub>SS</sub>	0	0	0	V
T lv	$V_{IH}$	2.0	-	$V_{CC} + 0.5$	V
Input voltage	$V_{\mathrm{IL}}$	-0.5	-	0.8	V

#### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	$v_{iN}$	-2.0	+7.0	V
Input voltage (A9 pin, OE, RESET)	$V_{IN}$	-2.0	+13.0	V
Power supply voltage	$V_{CC}$	-0.5	+5.5	V
Operating temperature	$T_{OPR}$	-55	+125	°C
Storage temperature (plastic)	$T_{STG}$	-65	+125	°C
Short circuit output current	$I_{OUT}$	-	200	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### TSOP pin capacitance

Symbol	Parameter	Test setup	Тур	Max	Unit
$C_{IN}$	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C <sub>OUT</sub>	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C <sub>IN2</sub>	Control pin capacitance	$V_{IN} = 0$	8	10	pF

## PSOP pin capacitance

Symbol	Parameter	Test setup	Тур	Max	Unit
$C_{IN}$	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C <sub>OUT</sub>	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C <sub>IN2</sub>	Control pin capacitance	$V_{IN} = 0$	8	10	pF

#### Data retention

Parameter	Temp. ( $^{\circ}$ C)	Min	Unit
Minimum nettons data retention time	150°	10	years
Minimum pattern data retention time	125°	20	years



# AS29F080 ordering codes

Package \ Access Time	55ns (commercial only)	70 ns (commercial/industrial)	90 ns (commercial/industrial)	120 ns (commercial/industrial)	150 ns (commercial/industrial)
TSOP, 10×20 mm,	AS29F080-55TC	AS29F080-70TC	AS29F080-90TC	AS29F080-120TC	AS29F080-150TC
40-pin		AS29F080-70TI	AS29F080-90TI	AS29F080-120TI	AS29F080-150TI
PSOP, 600 mil wide,	AS29F080-55SC	AS29F080-70SC	AS29F080-90SC	AS29F080-120SC	AS29F080-150SC
44-pin		AS29F080-70SI	AS29F080-90SI	AS29F080-120SI	AS29F080-150SI

# AS29F080 part numbering system

AS29	X	080	–XXX	X		X
Flash EEPROM prefix	F = 5V $LV = 3V$ $LL = 2.5V$	Device number	Address access time		S= PSOP T= TSOP	Temperature range: C = Commercial: 0°C to 70°C I = Industrial: -40°C to 85°C