ANALOG DEVICES

3-Phase IMVP-II & IMVP-III Core Controller for Mobile CPUs

Preliminary Technical Data

ADP3204

FEATURES

Pin Selectable 1, 2, or 3-Phase Operation **Excellent Current Sharing Characteristics Backward Compatible to IMVP-II** Superior Load Transient Response with ADOPT[™] **Optimal Positioning Technology** Noise-Blanking for Speed and Stability Synchronous Rectifier Control Extends Battery Life Smooth Output Transition During VID Code Change **Cycle-by-Cycle Current Limiting Hiccup or Latched Overload Protection Transient-Glitch-Free Power Good** Soft Start Eliminates Power-On In-Rush Current Surge **Two-Level Over-Voltage and Reverse-Voltage** Protection


APPLICATIONS

IMVP-II and IMVP-III Core DC/DC Converters Fixed Voltage Mobile CPU Core DC/DC Converters Notebook/Laptop Power Supplies Programmable Output Power Supplies

GENERAL DESCRIPTION

The ADP3204 is a 1, 2, or 3-phase hysteretic peak current DC-DC buck converter controller dedicated to power a mobile processor's core. The optimized low voltage design is powered from the 3.3 V system supply. The nominal output voltage is set by a 5-bit VID code. To accommodate the transition time required by the newest processors for on-the-fly VID changes, the ADP3204 features high-speed operation to allow a minimized inductor size that results in the fastest change of current to the output. To further allow for the minimum number of output capacitors to be used, the ADP3204 features active voltage positioning with ADOPTTM optimal compensation to ensure a superior load transient response. The output signals interface with a maximum of three ADP3415 MOSFET drivers that are optimized for high speed and high efficiency for driving both the top and bottom MOSFETs of the buck converter. The ADP3204 is capable of controlling the synchronous rectifiers to extend battery lifetime in light load conditions.

FUNCTIONAL BLOCK DIAGRAM



REV. PrF 1/02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel:781/329-4700 World Wide Web Site: http://www.analog.com Fax:781/326-8703 ©ANALOG DEVICES, INC., 2002

ADP3204—**SPECIFICATIONS**¹ (T_A =25°C, High (H) = VCC, Low (L) = 0 V, VCC = 3.3 V, \overline{SD} = H, V_{corefb} = V_{DAC} (= V_{DACOUT}), V_{REG} = V_{CS} = V_{VID} = 1.25 V, C_{DACRAMP} = 100 pF, R_{OUT1} = R_{OUT2} = R_{OUT3} = 10 pF, C_{SS} = 47 nF, R_{PWRED} = 680 Ω to 1.2 V, R_{CLAMP} = 5.1 k Ω to VCC, HYSSET, BSHIFT, DSHIFT, and DPRSHIFT are open, BOM = H, DSLP = H, DPRSLP = L, unless otherwise noted) Current sunk by a pin has a positive sign, sourced by a pin has a negative sign. Negative sign is disregarded for min and max values.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
SUPPLY-UVLO-SHUTDOWN Normal Supply Current	I _{CC}			7	15	mA
UVLO Supply Current	I _{CCUVLO}			•	425	μA
Shutdown Supply Current	I _{CCSD}	\overline{SD} = L, 3.0 V \leq VCC \leq 3.6 V			10	μA
UVLO Threshold		$\overline{SD} = H$				
	V _{CCH}	V_{cc} ramping up, $V_{ss}=0V$			2.9	V
	V _{CCL}	$V_{\rm CC}$ ramping down, $V_{\rm SS}$ floating	2.65			V
UVLOHysteresis	V _{CCHYS}	V SS Houting	50			mV
Shutdown Threshold (CMOS Input)	V _{SDIH}			$V_{\rm CC}/2$		V
POWERGOOD						
Core Feedback Threshold Voltage	V _{COREFBH}	$0.9 \mathrm{V} < \mathrm{V}_{\mathrm{DAC}} < 1.675 \mathrm{V}$				
		V _{COREFB} rampingup		$_{\rm AC} 1.14 V_{\rm DA}$		
		V _{COREFB} ramping down		$_{\rm AC}$ 1.12 $V_{\rm DA}$		
		V _{COREFB} rampingup		$_{\rm AC}$ 0.90V _{DA}		
		V _{COREFB} ramping down	0.86V _{DA}	$_{\rm AC}$ 0.88 $V_{\rm DA}$	_c V	
Power Good Output Voltage	V _{PWRGD}	V _{COREFB} =V _{DACOUT}	0.95V _{c0}		V_{cc}	V
(open drain output)		$V_{\text{COREFB}} = 0.8 V_{\text{DACOUT}}$	0	-	0.8	V
Masking Time ²	t _{PWRGDMSK} 6			100		μs
SOFT-START/HICCUPTIMER						
Charge/DischargeCurrent	I _{ss}	$V_{ss} = 0V$		55		μA
		$V_{ss} = 0.5 V$		15		μA
Soft-StartEnable/Hiccup	V _{SSEN}	$V_{REG} = 1.25 V,$				
Termination Threshold		$V_{RAMP} = V_{COREFB} = 1.27 V$				
		V _{ss} ramping down		80	200	mV
		V _{ss} rampingup ⁸		150		mV
Soft-Start Termination/Hiccup	V _{SSTERM}	$V_{\text{RAMP}} = V_{\text{COREFB}} = 1.27 \text{ V}$	1 ==	a aa	0.05	
EnableThreshold		V _{ss} ramping up	1.75	2.00	2.25	V
VIDDAC	37			V /o		V
VID Input Threshold (CMOS Inputs)	V _{VID0.4}			V _{CC} /2 90		
VIDInputCurrent (Internal Active Pull-up)	I_{VID04}	VID04=L		90		μA
(Internal Active Pull-up) Output Voltage	V	See VID Code Table 1	0.600		1.750	v
			-1.0		1.750 +1.0	V %
Accuracy	$\Delta V_{DAC}/V_{DAC}$	$0.750V < V_{DAC} < 0.850V$	-1.0 -8.5		+1.0 +8.5	
Settling Time ²	t 3	$0.825V < V_{DAC} < 0.600V$	C.6-	3.5	-0.J	mV
Setting Time	t _{DACS} ³	$C_{\text{DACRAMP}} = 100 \text{ pF}$		3.5 35		μs
DACRAMP Inner Resistance ⁷	P	$C_{DACRAMP} = 1 nF$		35 10		μs kΩ
	R _{DACRAMP}			10		K52

Notes:

¹All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

² Guaranteed by characterization.

 3 Measured from 50% of VID code transition amplitude to the point where V_{DACOUT} settles within ±1% of its steady state value.

 4 40 mV_{pp} amplitude impulse with 20 mV overdrive. Measured from the input threshold intercept point to 50% of the output voltage swing.

⁵ Measured between the 30% and 70% points of the output voltage swing.

⁷ Measured between DACRAMP and DACOUT pins.

7 Guaranteed by design.

⁶ Two test conditions: 1)PWRGD is OK but forced to fail by applying an out-of-the-CoreGood-window voltage ($V_{COREFB,BAD} = 1.0$ V at $V_{VID} = 1.25$ V setting) to the COREFB pin right after the moment that BOM or DPRSLP is asserted/de-asserted. PWRGD should not fail immediately only with the specified blanking delay time. 2) PWRGD is forced to fail ($V_{COREFB,BAD} = 1.0$ V at $V_{VID} = 1.25$ V setting) but gets into the CoreGood-window ($V_{COREFB,GOOD} = 1.25$ V) right after the moment that BOM or DPRSLP is asserted/de-asserted. PWRGD should not go high immediately only with the specified

blanking delay time

ADP3204

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
CORE COMPARATOR InputOffsetVoltage (Ramp-Reg) InputBiasCurrent OutputVoltage (OUT1, OUT2, and OUT3)	V _{COREOS} I _{REG} , I _{RAMP} V _{OUT_H}	$V_{REG} = 1.25 V$ $V_{REG} = V_{RAMP} = 1.25 V$ $V_{CC} = 3.0 V$	2.5	±1.5 土1	3.0	mV μA V
Propagation Delay Time ² Rise and Fall Time ²	$ \begin{array}{c} V_{OUT_L} \\ t_{RMPOUT_PD} \\ t_{OUT_R} \end{array} $	$V_{CC} = 3.6 V$ $T_{A} = 25^{\circ}C$ $T_{A} = Full Range$	0	7	0.8 30 40 10	V ns ns ns
(OUT1, OUT2, and OUT3) Noise Blanking Time ²	t _{OUT_F} t _{BLNK}	OUT L-H transition OUT H-L transition		7 80 120	10	ns ns ns
CURRENT LIMIT COMPARATOR						
Input Offset Voltage Input Bias Current Propagation Delay Time ²	$\begin{array}{c} V_{\text{CLIMOS}} \\ I_{\text{CS+} 4} \\ t_{\text{CLPD}} \end{array}$	$V_{CS-} = 1.25V$ $V_{CS+} = 1.25V$ $T_{A} = 25^{\circ}C$ $T_{A} = Full Range$		±4 -5 30 50	±6 -3 60 100	mV μA ns ns
CURRENT SENSE					100	
MULTIPLEXER Trans-Resistance	R _{CS1-CS+} , R _{CS2-CS+} , R _{CS3-CS+}	Switch is ON Switch is OFF		150 10		Ω ΜΩ
Common Mode Voltage Range	CS3-CS+	$\mathbf{V}_{\mathrm{CS1}} = \mathbf{V}_{\mathrm{CS2}} = \mathbf{V}_{\mathrm{CS3}}$	0		2	V
HYSTERESIS SETTING Hysteresis Current	I _{RAMP_H} , -I _{CSP_H}	$V_{REG} = 1.25 V$ $V_{RAMP} = 1.23 V$, $\overline{BOM} = H$				
	C3r_H	$I_{HYSSET} = 10 \ \mu A$ $I_{HYSSET} = 100 \ \mu A$ $V_{RAMP} = 1.27 \ V, \ BOM = H$	-8 -80	$-10 \\ -100$	$-12 \\ -120$	μA μA
		$I_{HYSSET} = 10 \mu A$ $I_{HYSSET} = 100 \mu A$ $V_{RAMP} = 1.23 V, \overline{BOM} = L$	8 80	10 100	12 120	μΑ μΑ
		$I_{HYSSET} = 10 \mu A$ $I_{HYSSET} = 100 \mu A$ $V_{RAMP} = 1.27 \text{ V}, \text{ BOM} = L$	$\begin{array}{c} -6.4 \\ -64 \end{array}$	-8 -80	-9.6 -96	μΑ μΑ
		$I_{HYSSET} = 10 \ \mu A$ $I_{HYSSET} = 100 \ \mu A$	$\begin{array}{c} 6.4 \\ 64 \end{array}$	8 80	9.6 96	μA μA
Hysteresis Reference Voltage	V _{HYSSET}		1.53	1.7	1.87	v
CURRENT LIMIT SETTING Hysteresis Current	I _{CS-}	$V_{RAMP} = 1.23 V$ $V_{REG} = V_{CS-} = V_{COREFB} = 1.25 V$ $V_{CS+} = 1.23 V \overline{BOM} = H$				
		$I_{HYSSET} = 10 \mu A$	-27	-31.5	-36	μA
		$I_{HYSSET} = 100 \ \mu A$ $V_{CS+} = 1.27 \ V, \ \overline{BOM} = H$	-268	-301.5	-335	μA
		$I_{HYSSET} = 10 \mu A$	-18	-21.5	-25	μA
		$I_{HYSSET} = 100 \mu A$ $V_{CS+} = 1.23 V, \overline{BOM} = L$	-178	-201.5	-225	μA
		$I_{HYSSET} = 10 \mu A$	-21	-25.5	-30	μA
		$I_{HYSSET} = 100 \ \mu A$ $V_{CS+} = 1.27 \ V, \ \overline{BOM} = L$	-212	-241.5	-271	μA
		$I_{HYSSET} = 10 \mu A$	-14	-17.5	-21	μA
		$I_{HYSSET} = 100 \mu A$	-140	-161.5	-183	μA

ADP3204–SPECIFICATIONS¹

Parameter	Symbol	Conditions	Min	Тур	Max	Units
SHIFT SETTING Battery-Shift Current	I_{RAMPB}, I_{CS+B}	$V_{VID} = 1.25 V$ $R_{BSHIFT} = 12.5 k$, $\overline{BOM} = L$ $\overline{DSLP} = H$	-90	-100	-110	μΑ
Battery-Shift Reference Voltage	V _{BSHIFT}	2022 11		V_{DAC}		V
DeepSleep-Shift Current	I_{RAMPD}, I_{CS+D}	$V_{VID} = 1.25 V$ $R_{DSHIFT} = 12.5 k$, $\overline{BOM} = H$ $\overline{DSLP} = L$	-90	-100	-110	μΑ
DeepSleep-Shift Reference Voltage DeeperSleep-Shift Current	V _{dshift} I _{regdpr} , -I _{corefbdpr}	$V_{VID} = 1.25 V,$ $I_{DPRSHIFT} = 100 \mu A,$ DPRSLP = H	-90	V _{DAC} -100	-110	V μA
DeeperSleep-Shift Reference Voltage	V_{DRPSHIFT}			V_{DAC}		V
SHIFT CONTROL INPUTS BOM Threshold (CMOS Input)	V _{BOM}			$V_{\rm CC}/2$		v
DSLP Threshold	V _{DSLP}			$V_{\rm CC}/2$		V
CMOS Input) DPRSLP Mode Threshold (CMOS Input)	V _{dprslp}			$V_{\rm CC}/2$		V
LOW-SIDE DRIVE CONTROL Output Voltage (CMOS Output)	V _{drvlsd}	DPRSLP = H $DPRSLP = L$	0 0.7 V	сс	0.4 V _{cc}	V V
Output Current	I _{drvlsd}	DPRSLP = L, V_{DRVLSD} = 1.5 V DPRSLP = H	0.5 -0.5			mA mA
OVER/REVERSE VOLTAGE PROTECTION-CORE FEEDBACK Over-Voltage Threshold	V _{corefb,ovp}	V _{COREFB} rising V _{COREFB} falling		2.0 1.95		V V
Reverse-Voltage Threshold	V _{COREFB,RVP}	V _{COREFB} falling		-0.3		V V
Output Voltage (open drain output) Output Current	V _{clamp} I _{clamp}	V_{COREFB} rising $V_{\text{CLAMP}} = 1.5 \text{ V}, V_{\text{VID}} = 1.25 \text{ V}$	0.7 V _{cc}	-0.1	$V_{\rm CC}$	V V
·	CLAMP	$V_{\text{COREFB}} = V_{\text{DAC}}$ $V_{\text{COREFB}} = 2.2 \text{ V}$	1	4	10	μA mA

ORDERING GUIDE

Model	Temperature	Package	Package	
	Range	Description	Option	
ADP3204JCP-Reel	0°Cto100°C	LFCSP-32	CP-32	
ADP3204JCP-Reel7	0°Cto100°C	LFCSP-32	CP-32	

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage (VCC)	0.3 V to +7 V
UVLOInput Voltage	0.3 V to +7 V
All Other Inputs/Outputs	VCC+0.3V
Operating Ambient Temperature Range	0°Cto+100°C
Junction Temperature Range	0°Cto+150°C
θ _{τΑ}	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	+300°C
*This is a stress rating only; operation beyond these limits permanently damaged.	s can cause the device to be

ADP3204

TABLE1.VIDCODE					
VID4	VID3	VID2	VID1	VID0	VOUT
0	0	0	0	0	1.750
0	0	0	0	1	1.700
0	0	0	1	0	1.650
0	0	0	1	1	1.600
0	0	1	0	0	1.550
0	0	1	0	1	1.500
0	0	1	1	0	1.450
0	0	1	1	1	1.400
0	1	0	0	0	1.350
0	1	0	0	1	1.300
0	1	0	1	0	1.250
0	1	0	1	1	1.200
0	1	1	0	0	1.150
0	1	1	0	1	1.100
0	1	1	1	0	1.050
0	1	1	1	1	1.00
1	0	0	0	0	0.975
1	0	0	0	1	0.950
1	0	0	1	0	0.925
1	0	0	1	1	0.900
1	0	1	0	0	0.875
1	0	1	0	1	0.850
1	0	1	1	0	0.825
1	0	1	1	1	0.800
1	1	0	0	0	0.775
1	1	0	0	1	0.750
1	1	0	1	0	0.725
1	1	0	1	1	0.700
1	1	1	0	0	0.675
1	1	1	0	1	0.650
1	1	1	1	0	0.625
1	1	1	1	1	0.600

REV. PrF

ADP3204

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1–5	VID[4:0]	Voltage Identification Inputs. These are the VID inputs for logic control of the programmed reference voltage that appears at the DACOUT pin, and, via external component configura- tion, is used for setting the output voltage regulation point. The VID pins have a specified internal pullup current such that, if left open, the pins will default to a logic high state. The VID code does not set the DAC output voltage directly but through a transparent latch which is clocked by the BOM pin's GMUXSEL signal rising and falling edge.
6	BOM	Battery Optimized Mode Control (active low). This is a digital input pin that corresponds to the system's GMUXSEL signal that corresponds to Battery Optimized Mode of the CPU operation in its active low state and Performance Optimized Mode (POM) in its deactivated high state. The signal also controls the optimal positioning of the core voltage regulation level by offsetting it downwards in Battery Optimized Mode according to the functionality of the BSHIFT and RAMP pins. It is also used to initiate a masking period for the PWRGD signal whenever a GMUXSEL signal transition occurs.
7	DPSLP	Deep Sleep Mode Control (active low). This is a digital input pin corresponding to the system's STP CPU signal which, in its active state, corresponds to Deep Sleep mode of the CPU operation, which is a subset operating mode of either BOM or POM operation. The signal controls the optimal positioning of the core voltage regulation level by offsetting it downwards according to the functionality of the DSHIFT and RAMP pins.
8	DPRSLP	Deeper Sleep Mode Control (active high). This is a digital input pin corresponding to the system's DPRSLPVR signal corresponding to Deeper Sleep mode of the CPU operation. The signal when it is activated controls the DAC output voltage by disconnecting the VID signals from the DAC input and setting a specified internal Deeper Sleep code instead. At de-assertion of the DPRSLPVR signal, the DAC output voltage returns to the voltage level determined by the external VID code. The DPRSLPVR signal is also used to initiate a blanking period for the PWRGD signal to disable its response to a pending dynamic core voltage change corresponds to the VID code transition.
9	PWRGD	Power Good (active high). This is an open drain output pin which, via the assistance of an external pull-up resistor to the desired voltage, indicates that the core voltage is within the specified tolerance of the VID programmed value or else in a VID transition state as indicated by a recent state transition of either the BOM or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is disabled or in UVLO mode or starting up, or the COREFB voltage is out of the core powergood window. The open drain output allows external wired ANDing (logical NORing) with other open drain/collector power-good indicators.
10	<u>SD</u>	Shutdown (active low). This is a digital input pin coming from a system signal which, in its active state, shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum power savings.
11	CLAMP	Clamp (active high). This is an open drain output pin which, via the assistance of an external pull-up resistor, indicates that the core voltage should be clamped for its protection. To allow the highest level of protection, the CLAMP signal is developed using both a redundant reference and a redundant feedback path with respect to those of the main regulation loop. The signal is timed out using the softstart capacitor, so an external current protection mechanism (e.g., fuse or AC adapter's current limit) should be tripped within ~3 times the programmed soft start time (e.g. 5~10 ms). In a PrFferred and more conservative configuration, the core voltage is clamped by an external FET. The initial protection function is served when it is activated by detection of either an over-voltage or a reverse-voltage condition on the COREFB pin. A backup protection function due to loss of the latched signal at IC power-off is served by connecting the pull-up resistor to a system "ALWAYS" regulator output (e.g., V5_ALWAYS). If the external FET is used, this implementation will keep the core voltage clamped until the ADP3422 has power re-applied, thus keeping protection for the CPU even after a hard-failure power-down and restart (e.g., a shorted top or bottom FET).

ADP3204

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
12	DRVLSD	Drive-Low Shutdown (active low). This is a digital output pin which, in its active state, indicates that the lower FET of the core VR should be disabled. In the suggested application schematic this pin is directly connected to the pin of the same name on the ADP3415 or other driver IC. Drive-low shutdown is normally activated by the DPRSLP signal, corresponding to a light load condition, but a number of dynamic conditions can override the control of this pin as needed.
13	SS	Soft Start. This is an analog I/O pin whose output is a controlled current source used to charge or discharge an external grounded capacitor and whose input is the detected voltage that is indicative of elapsed time. The pin controls the soft start time of the IC as well as the hiccup cycle time during overload including but not limited to short circuit, over voltage, and reverse voltage. Hiccup operation is a feature that was added to reduce short circuit power dissipation by more than an order of magnitude, while still allowing an automatic restart when the failure mode ceased. The hiccup operation can be overwritten and changed to latched-off operation by clamping the SS pin voltage to a voltage level somewhere above ~ 0.2 V. In this configuration, the controller does not restart after a hiccup cycle is initiated, but stays latched off.
14	COREFB	Core Feedback. This is a high-impedance analog input pin that is used to monitor the output voltage for setting the proper state of the PWRGD and CLAMP pins. It is generally recommended to RC-filter the ripple and noise from the monitored core voltage, as suggested by the application schematic.
15	DACRAMP	DAC Output Ramp Rate Setting. The rate at which the DAC output voltage can ramp up or down from one voltage to another when the VID code changes can be controlled by an external DACRAMP capacitor connected from this pin to the DACOUT pin. The time constant of the DACOUT voltage variation is determined by the internal resistance appear- ing across the DACRAMP and DACOUT pins, and the capacitance of the DACRAMP capacitor. Not having any DACRAMP capacitor connected to these pins results in the fastest rate. Use of the DACRAMP rate control and the Deeper Sleep Shift adjustment features are exclusive.
16	DACOUT	Digital-to-Analog Converter Output of the VID input. This output voltage is the VID- controlled reference voltage whose primary function is to determine the output voltage regulation point.
17	GND	Ground.
18-20	OUT1-3	Outputs to Drivers 1-3. These are digital output pins which are used to command the state of the switched nodes via the drivers. They should be connected to the IN pin of the drivers of the appropriate channels.
21	CS1	Current Sense Channel 1. This is a high -impedance analog input pin which is used for providing negative feedback of the current informaiton for the first channel.
22	CS2	Current Sense, Channel 2. This is a high-impedance analog input pin which is used for providing negative feedback of the current information for the second channel. The pin is also used to determine whether the chip is acting as a single or dual-phase controller. If both CS2 and CS3 pins are tied to VCC but not to sense resistors then dual and three-phase operation is disabled; the chip works as a single phase controller. In this condition, the second and third phase's output signals (OUT2 and OUT3) are not switching but stay static low. The CS2 pin alone should not be connected to VCC but always with CS3 together to activate single phase operation.
23	CS3	Current Sense, Channel 3. This is a high-impedance analog input pin which is used for providing negative feedback of the current information for the third channel. The pin is also used to determine whether the chip is acting as a single, dual, or three-phase controller. If the pin is tied to VCC but not to a sense resistor then three-phase operation is disabled; the chip works as a dual-phase controller. In this condition the third phase's output signal (OUT3) is not switching but stays static low.

ADP3204

+

_

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
24	VCC	Power supply. This should be connected to the system's 3.3 V power supply output.
25	RAMP	Regulation Ramp Feedback Input. The RAMP pin voltage is compared against the REG pin for cycle-by-cycle switching response. Several switched current sources also appear at this input, the cycle-by-cycle hysteresis-setting switched current programmed by the HYSSET pin, the BOM shift current programmed by the BSHIFT pin, and the Deep Sleep shift current programmed by the DSHIFT pin. The external resistive termination at this pin sets the magnitude of the hysteresis applied to the regulation loop.
26	REG	Regulation Voltage Summing Input. This is a high-impedance analog input pin into which the voltage reference of the feedback loop allows the summing of both the DACOUT voltage and the core voltage for programming the output resistance of the core voltage regulator. This is also the pin at which an optimized transient response can be tailored using Analog Devices' patented ADOPT design technique.
27	CS+	Current Limit Positive Sense. This is a high-impedance analog input pin that is multi- plexed between either of the three current-sense inputs during the high state of the OUT pin of the respective channel. During the common off-time of both channels the pin's voltage reflects the average of the three channels. The multiplexed current sense signal is passed to the core comparator through an external resistive termination connected from this pin to the RAMP pin. The external (RAMP) resistor sets the magnitude of the hysteresis applied to the regulation loop.
28	CS-	Current Limit Negative Sense. This is a high-impedance analog input pin which is normally Kelvin connected via a current-limit programming resistor to the negative node of the current sense resistor(s). A hysteretically-controlled current - three times the current programmed at the HYSSET pin - also flows out of this pin and develops a current-limit-setting voltage across that resistor which then must be matched by the inductor current flowing in the current sensing resistor in order to trigger the current limit function. When triggered, the current flowing out of this pin is reduced to two- thirds of its PrFvious value, producing hysteresis in the current limiting function.
29	HYSSET	Hysteresis Set. This is an analog I/O pin whose output is a fixed voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set the hysteretic currents for the Core Comparator and the Current Limit Comparator. Modification of the resistance will affect both the hysteresis of the feedback regulation and the current limit set point and hysteresis.
30	DSHIFT	Deep Sleep Shift. This is an analog I/O pin whose output is the VID reference voltage and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the DSLP# signal. When activated, this added bias current creates a downward shift of the regulated core voltage to a PrFdetermined optimum level for regulation corresponding to Deep Sleep mode of CPU operation. The use of the VID code as the reference makes the Deep Sleep offset a fixed percent- age of the VID setting, as required by specifications.
31	BSHIFT	Battery Optimized Mode (\overline{BOM}) Shift. This is an analog I/O pin whose output that is the VID reference voltage and whose input current is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the \overline{BOM} signal. When acti- vated, this added bias current creates a downward shift of the regulated core voltage to a PrFdetermined optimum level for regulation corresponding to Battery Optimized Mode of CPU operation. The use of the VID code as the reference makes the DSHIFT a fixed percentage of the VID setting, as required by specifications.

Pin	Mnemonic	Function
32	DPRSHIFT	Deeper Sleep Shift. This is an analog I/O pin whose output is a fixed voltage reference and whose input current is programmed by an external resistor to ground. The current is used to set two switched bias currents that flow into both the REG and COREFB pins, depending on the DPRSLP signal. When activated, the REG pin bias current creates an upward shift of the regulated core voltage from the internally set (default) Deeper Sleep value to the voltage level specified by the CPU Deeper Sleep operation. The COREFB bias current creates the same amount of downward shift of the COREFB voltage is. The shifted back COREFB voltage is compared against the internally set Deeper Sleep voltage to create Power Good information. Use of the Deep Sleep Shift adjustment and the DACRAMP rate control features are exclusive.

ADP3204




Figure 1. Typical Application

ADP3204

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

