

PLL Frequency Synthesizer

ADF4106

Preliminary Technical Data

FEATURES

6.5 GHz Bandwidth
+2.7 V to +3.3 V Power Supply
Separate Charge Pump Supply (V_P) Allows Extended Tuning Voltage in 3V Systems
Programmable Dual Modulus Prescaler 8/9, 16/17, 32/33, 64/65
Programmable Charge Pump Currents
Programmable Anti-Backlash Pulse Width
3-Wire Serial Interface
Analog and Digital Lock Detect
Hardware and Software Power Down Mode

APPLICATIONS

Broadband Wireless Access Instrumentation Wireless LANS

GENERAL DESCRIPTION

The ADF4106 frequency synthesizer can be used to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters. It consists of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable A and B counters and a dual-modulus prescaler (P/P+1). The A (6-bit) and B (13-bit) counters, in conjunction with the dual modulus prescaler (P/P+1), implement an N divider (N = BP + A). In addition, the 14-bit reference counter (R Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizer is used with an external loop filter and VCO (Voltage Controlled Oscillator). Its very high bandwidth means that frequency doublers can be eliminated in many high frequency systems, simplifying system architecture and lowering cost.



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

REV. PrB 02/01 © Analog Devices, Inc., 2001

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781-329-4700 Fax: 781-326-8703

FUNCTIONAL BLOCK DIAGRAM

$\label{eq:ADF4106} \textbf{ADF4106} - \textbf{SPECIFICATIONS}^{1} (AV_{DD} = DV_{DD} = +3 \text{ V} \pm 10\% \text{ ; } AV_{DD} \leq V_{P} \leq 5.0 \text{ V} \text{ ; } AGND = DGND = CPGND = 0 \\ \text{ V; } R_{\text{SET}} = 4.7 \text{ k} \Omega \text{ ; } T_{\text{A}} = T_{\text{MIN}} \text{ to } T_{\text{MAX}} \text{ unless otherwise noted})$

Parameter	B Version	BChips ² (Typical)	Units	Test Conditions/Comments
RF CHARACTERISTICS (3V) RF Input Frequency (RF _{IN}) RF Input Sensitivity Maximum Allowable Prescaler Output Frequency ³	0.5/6.5 -15/0 275	0.5/6.5 -15/0 275	GHz min/max dBm min/max MHz max	See Figure X for input circuit. Use a square wave for lower frequencies
REFIN CHARACTERISTICS REFIN Input Frequency REFIN Input Sensitivity ⁴ REFIN Input Capacitance	0/150 -5/0 10	0/150 -5/0 10	MHz min/max dBm min/max pF max	AC coupled. When DC coupled: 0 to V _{DD} max (CMOS Compatible)
REFIN Input Current	±100	±100	µA max	
PHASE DETECTOR Phase Detector Frequency ⁵	100	100	MHz max	
CHARGE PUMP I _{CP} sink/source High Value Low Value Absolute Accuracy R _{SET} Range I _{CP} 3-State Leakage Current Sink and Source Current Matching I _{CP} vs. V _{CP} I _{CP} vs. Temperature LOGIC INPUTS V _{INH} , Input High Voltage V _{INL} , Input Low Voltage I _{DW} /I _{DM} , Input Current	5 625 2.5 2.7/10 1 2 1.5 2 0.8 x DV _{DD} 0.2 x DV _{DD} ±1	5 625 2.5 2.7/10 1 2 1.5 2 0.8 x DV _{DD} 0.2 x DV _{DD} ±1	mA typ μA typ % typ kΩ typ nA max % typ % typ % typ % typ V min V max μA max	Programmable: See Table 5 With $R_{SET} = 4.7k\Omega$ With $R_{SET} = 4.7k\Omega$ See Table 5 $0.5V \le V_{CP} \le V_P - 0.5$ $0.5V \le V_{CP} \le V_P - 0.5$ $V_{CP} = V_P/2$
C _{IN} , Input Capacitance	10	10	pF max	
LOGIC OUTPUTS V _{OH} , Output High Voltage V _{OL} , Output Low Voltage	DV _{DD} - 0.4 0.4	DV _{DD} - 0.4 0.4	V min V max	$I_{OH} = 500\mu A$ $I_{OL} = 500\mu A$
POWER SUPPLIES AV_{DD} DV_{DD} V_P $I_{DD}^6 (AI_{DD} + DI_{DD})$ ADF4106 I_P Low Power Sleep Mode	2.7/3.3 AV _{DD} AV _{DD} /5.0 15 0.4 1	2.7/3.3 AV _{DD} AV _{DD} /5.0 15 0.4 1	V min/V max V min/V max mA max μA typ	$\begin{array}{l} AV_{DD} \leq V_P \leq 5.0V\\ \text{See Figures 27 and 28}\\ 12\text{mA typical}\\ T_A = +25^\circ\text{C} \end{array}$

NOTES

1. Operating temperature range is as follows: B Version: -40° C to $+85^{\circ}$ C.

2. The BChip specifications are given as typical values.

3. This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency which is less than this value.

4. $AV_{DD} = DV_{DD} = 3V$

Guaranteed by design. Sample tested to ensure compliance.

6. $T_A = +25^{\circ}C$; $AV_{DD} = DV_{DD} = 3V$; P = 16; SYNC = 0; DLY = 0; RF_{IN} = 6.4GHz

$\label{eq:ADF4106} \textbf{ADF4106} - \textbf{SPECIFICATIONS}^{1} \left(\begin{smallmatrix} AV_{DD} = DV_{DD} = +3 \ V \pm 10\% \ ; \ AV_{DD} \leq V_{P} \leq 5.0 \ V \ ; \ AGND = DGND = CPGND = 0 \\ V \ ; \ R_{\text{set}} = 4.7 \ \text{k} \ \Omega \ ; \ T_{\text{A}} = T_{\text{MIN}} \ \text{to} \ T_{\text{MAX}} \ \text{unless otherwise noted} \end{matrix} \right)$

Parameter	B Version	BChips ²	Units	Test Conditions/Comments
NOISE CHARACTERISTICS				
ADF4106 Phase Noise Floor ³	-171	-171	dBc/Hz typ	@ 25kHz PFD Frequency
	-164	-164	dBc/Hz typ	@ 200kHz PFD Frequency
	-156	-156	dBc/Hz typ	@ 1MHz PFD Frequency
Phase Noise Performance ⁴				@ VCO Output
6400MHz Output ⁵	-74	-74	dBc/Hz typ	@ 1kHz offset and 200kHz PFD Frequency
6400MHz Output ⁶	-80	-80	dBc/Hz typ	@ 1kHz offset and 1MHz PFD Frequency
Spurious Signals				
6400MHz output ⁵	-65/-70	65/-68	dBc typ	@ 200kHz/400kHz and 200kHz PFD Frequency
6400MHz Output ⁶	-70/-75	-70/-75	dBc typ	@ 1MHz/2MHz and 1MHz PFD Frequency

NOTES

1. Operating temperature range is as follows: B Version: -40°C to +85°C.

2. The BChip specifications are given as typical values.

3. The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N divider value).

4. The phase noise is measured with the EVAL-ADF4106EB1 Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer (f_{REFOUT} = 10MHz @ 0dBm). SYNC = 0; DLY = 0 (See Table 3).

5. $f_{REFIN} = 10 \text{ MHz}; f_{PFD} = 200 \text{ kHz};$ Offset frequency = 1 kHz; $f_{RF} = 6400 \text{ MHz}; \text{ N} = 32000;$ Loop B/W = 20kHz

f_{REFIN} = 10 MHz; f_{PFD} = 1MHz; Offset frequency = 1 kHz; f_{RF} = 6400MHz; N = 6400; Loop B/W = 100kHz
 Specifications subject to change without notice.

ORDERING GUIDE

Model	Temperature Range	Package Option*
ADF4106BRU	-40°C to +85°C	RU-16
ADF4106BCP	-40°C to +85°C	CP-20

RU = Thin Shrink Small Outline Package (TSSOP)
 CP = Chip Scale Package
 Contact the factory for chip availability

$\label{eq:characteristics} \begin{array}{ll} \text{(AV}_{DD} = \text{DV}_{DD} = +3 \text{ V} \pm 10\% \text{ ; } \text{AV}_{DD} \leq \text{V}_{P} \leq 5.0 \text{V} \text{ ; } \text{AGND} = \text{DGND} = \text{CPGND} = 0 \text{ V} \text{; } \text{R}_{\text{SET}} = 4.7 \text{k} \Omega \text{; } \\ \text{T}_{A} = \text{T}_{\text{MIN}} \text{ to } \text{T}_{\text{MAX}} \text{ unless otherwise noted} \end{array}$

Parameter	Limit at T _{MIN} to T _{MAX} (BVersion)	Units	Test Conditions/Comments
t ₁	10	ns min	DATA to CLOCK Set Up Time
t ₂	10	ns min	DATA to CLOCK Hold Time
t ₃	25	ns min	CLOCK High Duration
t ₄	25	ns min	CLOCK Low Duration
t ₅	10	ns min	CLOCK to LE Set Up Time
t ₆	20	ns min	LE Pulse Width

NOTE

Guaranteed by Design but not Production Tested.



Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS^{1, 2}

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
AV_{DD} to GND^3
AV _{DD} to DV _{DD} $\dots \dots \dots$
V_P to GND $\ldots \ldots \ldots$
V_P to AV_{DD}
Digital I/O Voltage to GND $\dots -0.3$ V to V _{DD} + 0.3 V
Analog I/O Voltage to GND -0.3 V to V _P + 0.3 V
REF _{IN} , RF _{IN} A, RF _{IN} B to GND0.3 V to V _{DD} + 0.3 V
OperatingTemperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C

Maximum Junction Temperature	+150°C
TSSOP θ_{IA} Thermal Impedance	150.4°C/W
CSP θ_{JA} Thermal Impedance	122°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 This device is a high-performance RF integrated circuit with an ESD rating of < 2kV and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

3. GND = AGND = DGND = 0V

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN DESCRIPTION

Mnemonic	Function
R _{SET}	Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The nominal voltage potential at the R_{SET} pin is 0.66V. The relationship between I_{CP} and R_{SET} is
	$I_{CP\max} = \frac{23.5}{R_{SET}}$
	So, with $R_{SET} = 4.7k\Omega$, $I_{CPmax} = 5mA$.
СР	Charge Pump Output. When enabled this provides $\pm I_{CP}$ to the external loop filter, which in turn drives the external VCO.
CPGND	Charge Pump Ground. This is the ground return path for the charge pump.
AGND	Analog Ground. This is the ground return path of the prescaler.
$RF_{IN}B$	Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small bypass capacitor, typically 100pF. See Figure 3.
RF _{IN} A	Input to the RF Prescaler. This small signal input is ac coupled to the external VCO.
AV_{DD}	Analog Power Supply. This may range from 2.7V to 3.3V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. AV_{DD} must be the same value as DV_{DD}
REF _{IN}	Reference Input. This is a CMOS input with a nominal threshold of $V_{DD}/2$ and a dc equivalent input resistance of $100k\Omega$. See Figure 2. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac coupled.
DGND	Digital Ground.
CE	Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into 3-state mode. Taking the pin high will power up the device depending on the status of the power-down bit F2.
CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high impedance CMOS input.
LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
MUXOUT	This multiplexer output allows either the Lock Detect, the scaled RF or the scaled Reference Frequency to be accessed externally.
DV_{DD}	Digital Power Supply. This may range from 2.7V to 3.3V. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DV_{DD} must be the same value as AV_{DD} .
V_P	Charge Pump Power Supply. This should be greater than or equal to V_{DD} . In systems where V_{DD} is 3V, it can be set to 5V and used to drive a VCO with a tuning range of up to 5V.

PIN CONFIGURATIONS

TOP VIEW



TOP VIEW



TRANSISTOR COUNT: 6425 (CMOS) and 303 (Bipolar).