



Complete 12-Bit, 65 MSPS Monolithic A/D Converter

Preliminary Technical Data

10/22/99

AD9226

FEATURES

Signal-to-Noise Ratio: 69 dB @ $F_{in} = 10\text{MHz}$
Spurious-Free Dynamic Range: 85 dB @ $F_{in} = 10\text{MHz}$
Low Power Dissipation: 470 mW
No Missing Codes Guaranteed
Differential Nonlinearity Error: ± 0.5 LSB
Integral Nonlinearity Error: ± 1.0 LSB
On-Chip Sample-and-Hold and Voltage Reference
ENOB = 11.25 @ $F_{in} = 10\text{MHz}$
Input Bandwidth of 750MHz
Out-of-Range Indicator
Straight Binary or Two's Complement Output Data
28-Lead SSOP
Single +5V Analog Supply, 3/5V Driver Supply
Pin compatible with AD9220,21,23,24,25
Clock Duty Cycle Stabilizer

PRODUCT DESCRIPTION

The AD9226 is a monolithic, single supply, 12-bit, 65 MSPS, analog-to-digital converter with an on-chip, high performance sample-and-hold amplifier and voltage reference. The AD9226 uses a multistage differential pipelined architecture with a calibrated input stage and output error correction logic to provide 12-bit accuracy at 65 MSPS data rates. There are no missing codes over the full operating temperature range (guaranteed).

The input of the AD9226 allows for easy interfacing to both imaging and communications systems. With a truly differential input structure, the user can select a variety of input ranges and offsets including single-ended applications.


The sample-and-hold (SHA) amplifier is well suited for both multiplexed systems that switch full-scale voltage levels in successive channels and sampling single-channel inputs at frequencies up to and well beyond the Nyquist rate.

The AD9226's wideband input combined with the power and cost savings over previously available analog to digital converters, is suitable for applications in communications, imaging and medical ultrasound.

The AD9226 has an on board programmable reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements various applications.

A single clock input is used to control all internal conversion cycles. The digital output data is presented in straight binary output or 2's complement output format. The 2's complement output and immunity to duty cycle are controlled by a single

FUNCTIONAL BLOCK DIAGRAM



mode pin. An out-of-range signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

PRODUCT HIGHLIGHTS

Low Power—The AD9226 at 470 mW consumes a fraction of the power of presently available in existing, high speed monolithic solutions.

On-Board Sample-and-Hold (SHA)—The versatile SHA input can be configured for either single-ended or differential inputs.

Out of Range (OTR)—The OTR output bit indicates when the input signal is beyond the AD9226's input range.

Single Supply—The AD9226 uses a single +5 V power supply simplifying system power supply design. It also features a separate digital output driver supply line to accommodate 3 V and 5 V logic families.

Pin Compatibility—The AD9226 is pin compatible with the AD9220, AD9221, AD9223, AD9224 and AD9225 ADCs.

Clock Duty Cycle Stabilizer— Makes conversion immune to varying clock pulse widths.

Rev. Pr A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 781/326-8703 © Analog Devices, Inc., 1999

AD9226—SPECIFICATIONS

DC SPECIFICATIONS (AVDD = +5 V, DRVDD = +3 V, $f_{\text{SAMPLE}} = 65 \text{ MSPS}$, VREF = 2.0 V, Differential inputs, T_{MIN} to T_{MAX} unless otherwise noted)

Parameter	Min	Typ	Max	Units
RESOLUTION	12			Bits
MAX CONVERSION RATE	65			MHz
INPUT REFERRED NOISE				
VREF = 1.0 V		0.5		LSB rms
VREF = 2.0 V		0.25		LSB rms
ACCURACY				
Integral Nonlinearity (INL)		± 1.0		LSB
Differential Nonlinearity (DNL)		± 0.5	± 1.0	LSB
No Missing Codes Guaranteed	12			Bits
Zero Error (@ +25°C)		± 0.3		% FSR
Gain Error (@ +25°C) ¹		± 2.0		% FSR
Gain Error (@ +25°C) ²		± 0.3		% FSR
TEMPERATURE DRIFT				
Zero Error		± 2		ppm/°C
Gain Error ¹		± 26		ppm/°C
Gain Error ²		± 0.4		ppm/°C
POWER SUPPLY REJECTION				
AVDD (+5 V \pm 0.25 V)		TBD		%FSR
ANALOG INPUT				
Input Span (VREF = 1 V)		1		V p-p
(VREF = 2 V)		2		V p-p
Input (VINA or VINB) Range	0		AVDD	V
Input Capacitance		7		pF
INTERNAL VOLTAGE REFERENCE				
Output Voltage (1 V Mode)		1.0		V
Output Voltage Tolerance (1 V Mode)		± 14		mV
Output Voltage (2.0 V Mode)		2.0		V
Output Voltage Tolerance (2.0 V Mode)		± 28		mV
Output Current (Available for External Loads)		1.0		mA
Load Regulation ³		1.0		mV
REFERENCE INPUT RESISTANCE		5		kohms
POWER SUPPLIES				
Supply Voltages				
AVDD	4.75	5	5.25	V ($\pm 5\%$ AVDD Operating)
DRVDD	2.85		5.25	V ($\pm 5\%$ DRVDD Operating)
Supply Current				
IAVDD		94		mA (2 V Internal VREF)
IDRVDD		6		mA (2 V Internal VREF)
POWER CONSUMPTION		470		mW (2 V Internal VREF)

NOTES

¹Includes internal voltage reference error.

²Excludes internal voltage reference error.

³Load regulation with 1 mA load current (in addition to that required by the AD9226).

Specifications subject to change without notice.

AC SPECIFICATIONS

(AVDD = +5 V, DRVDD = +3 V, $f_{\text{SAMPLE}} = 65 \text{ MSPS}$, $V_{\text{REF}} = 2.0 \text{ V}$, T_{MIN} to T_{MAX} , Differential Input unless otherwise noted)

Parameter	Min	Typ	Max	Units
SIGNAL-TO-NOISE AND DISTORTION RATIO (S/N+D)				
$f_{\text{INPUT}} = 2.5 \text{ MHz}$		70.5		dB
$f_{\text{INPUT}} = 10 \text{ MHz}$		69.5		dB
SIGNAL-TO-NOISE RATIO (SNR)				
$f_{\text{INPUT}} = 2.5 \text{ MHz}$		71		dB
$f_{\text{INPUT}} = 10 \text{ MHz}$		70		dB
TOTAL HARMONIC DISTORTION (THD)				
$f_{\text{INPUT}} = 2.5 \text{ MHz}$		-80		dB
$f_{\text{INPUT}} = 10 \text{ MHz}$		-78		dB
SPURIOUS FREE DYNAMIC RANGE				
$f_{\text{INPUT}} = 2.5 \text{ MHz}$		85		dB
$f_{\text{INPUT}} = 10 \text{ MHz}$		82		dB
Full Power Bandwidth		750		MHz
Small Signal Bandwidth		750		MHz
Aperture Delay		1		ns
Aperture Jitter		<1		ps rms

Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (AVDD = +5 V, DRVDD = +5 V, unless otherwise noted)

Parameters	Symbol	Min	Typ	Max	Units
LOGIC INPUTS					
High Level Input Voltage	V_{IH}	+2.4			V
Low Level Input Voltage	V_{IL}			+0.8	V
High Level Input Current ($V_{\text{IN}} = \text{DRVDD}$)	I_{IH}	-10		+10	μA
Low Level Input Current ($V_{\text{IN}} = 0 \text{ V}$)	I_{IL}	-10		+10	μA
Input Capacitance	C_{IN}		5		pF
LOGIC OUTPUTS (With DRVDD = 5 V)					
High Level Output Voltage ($I_{\text{OH}} = 50 \mu\text{A}$)	V_{OH}	+4.5			V
High Level Output Voltage ($I_{\text{OH}} = 0.5 \text{ mA}$)	V_{OH}	+2.4			V
Low Level Output Voltage ($I_{\text{OL}} = 1.6 \text{ mA}$)	V_{OL}			+0.4	V
Low Level Output Voltage ($I_{\text{OL}} = 50 \mu\text{A}$)	V_{OL}			+0.1	V
Output Capacitance	C_{OUT}		5		pF
LOGIC OUTPUTS (With DRVDD = 3 V)					
High Level Output Voltage ($I_{\text{OH}} = 50 \mu\text{A}$)	V_{OH}	+2.95			V
High Level Output Voltage ($I_{\text{OH}} = 0.5 \text{ mA}$)	V_{OH}	+2.80			V
Low Level Output Voltage ($I_{\text{OL}} = 1.6 \text{ mA}$)	V_{OL}			+0.4	V
Low Level Output Voltage ($I_{\text{OL}} = 50 \mu\text{A}$)	V_{OL}			+0.05	V

Specifications subject to change without notice.


SWITCHING SPECIFICATIONS (T_{MIN} to T_{MAX} with AVDD = +5 V, DRVDD = +5 V, $C_{\text{L}} = 20 \text{ pF}$)

Parameters	Symbol	Min	Typ	Max	Units
Clock Period ¹	t_{C}	15.38			ns
CLOCK Pulswidth High ²	t_{CH}	3			ns
CLOCK Pulswidth Low ²	t_{CL}	3			ns
Output Delay	t_{OD}		7	10	ns
Pipeline Delay (Latency)			7		Clock Cycles


NOTES

¹The clock period may be extended to 10 usec without degradation in specified performance @ +25°C.²When MODE pin is tied to AVDD or grounded, the AD9226 is not affected by clock duty cycle.

Specifications subject to change without notice.



PIN CONNECTION
28-Lead SSOP



ABSOLUTE MAXIMUM RATINGS*

Pin Name	With Respect to	Min	Max	Units
AVDD	AVSS	-0.3	+6.5	V
DRVDD	DRVSS	-0.3	+6.5	V
AVSS	DRVSS	-0.3	+0.3	V
AVDD	DRVDD	-6.5	+6.5	V
REFCOM	AVSS	-0.3	AVDD + 0.3	V
CLK, MODE	AVSS	-0.3	AVDD + 0.3	V
Digital Outputs	DRVSS	-0.3	DRVDD + 0.3	V
VINA, VINB	AVSS	-0.3	AVDD + 0.3	V
VREF	AVSS	-0.3	AVDD + 0.3	V
SENSE	AVSS	-0.3	AVDD + 0.3	V
CAPB, CAPT	AVSS	-0.3	AVDD + 0.3	V
Junction Temperature			+150	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 sec)			+300	°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

PIN FUNCTION DESCRIPTIONS

Pin Number	Name	Descriptions
1	CLK	Clock Input Pin
2	BIT 12	Least Significant Data Bit (LSB)
3-12	BIT 2 - 11	Data Output Bit
13	BIT 1	Most Significant Data Bit (MSB)
14	OTR	Out of Range
15, 26	AVDD	+5V Analog Supply
16, 25	AVSS	Analog Ground
17	SENSE	Reference Select
18	VREF	Reference In/Out
19	REFCOM (AVSS)	Reference Common
20	CAPB	Noise Reduction Pin
21	CAPT	Noise Reduction Pin
22	MODE	Mode Select (see table IV)
23	VINA	Analog Input Pin (+)
24	VINB	Analog Input Pin (-)
27	DRVSS	Digital Output Driver Ground
28	DRVDD	+3V to +5V Digital Output Driver Supply

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9226ARS	-40°C to +85°C	28-Lead Shrink Small Outline	RS-28

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9226 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



DEFINITIONS OF SPECIFICATION**INTEGRAL NONLINEARITY (INL)**

INL refers to the deviation of each individual code from a line drawn from “negative full scale” through “positive full scale.” The point used as “negative full scale” occurs 1/2 LSB before the first code transition. “Positive full scale” is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

DIFFERENTIAL NONLINEARITY (DNL, NO MISSING CODES)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 12-bit resolution indicates that all 4096 codes, respectively, must be present over all operating ranges.

ZERO ERROR

The major carry transition should occur for an analog value 1/2 LSB below $V_{IN(A)}$ = $V_{IN(B)}$. Zero error is defined as the deviation of the actual transition from that point.

GAIN ERROR

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

TEMPERATURE DRIFT

The temperature drift for zero error and gain error specifies the maximum change from the initial (+25°C) value to the value at T_{MIN} or T_{MAX} .

POWER SUPPLY REJECTION

The specification shows the maximum change in full scale from the value with the supply at the minimum limit to the value with the supply at its maximum limit.

APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples and can be manifested as noise on the input to the A/D.

APERTURE DELAY

Aperture delay is a measure of the sample-and-hold amplifier (SHA) performance and is measured from the rising edge of the clock input to when the input signal is held for conversion.

SIGNAL-TO-NOISE AND DISTORTION (S/N+D, SINAD) RATIO

S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

EFFECTIVE NUMBER OF BITS (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = (\text{SINAD} - 1.76)/6.02$$

it is possible to get a measure of performance expressed as N , the effective number of bits.

Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

SPURIOUS FREE DYNAMIC RANGE (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

Typical Performance Characteristics

(AVDD, DVDD = +5 V, $F_S = 65\text{ MHz}$ [50% duty cycle] $V_{CM} = 2.0\text{V}$, differential input, unless otherwise noted.)




Figure 1 Typical DNL

Figure 2. Typical INL




Figure 3. SFDR and THD vs. Input Frequency (Input Span = 2.0 V p-p, $V_{CM} = 2.5\text{ V}$, differential input)




Figure 4. SFDR and THD vs Input Frequency (Input Span = 1V p-p. $V_{CM} = 2.5\text{V}$, differential input)




Figure 5. SNR vs. Input Frequency (Input Span = 2.0 V p-p, $V_{CM} = 2.5\text{ V}$, differential input)




Figure 6 SNR vs Input Frequency (Input Span = 1.0V p-p. $V_{CM} = 2.5\text{V}$, differential input)




Figure 7. SFDR vs. A_{IN} (Input Amplitude) ($f_{IN} = 20$ MHz, Input Span = 1.0V & 2.0 V p-p, $V_{CM} = 2.5$ V Input)




Figure 8. SNR/SFDR vs. Sample Rate ($A_{IN} = -0.5$ dB, $V_{CM} = 2.5$ V Input Span = 1.0v & 2.0 V p-p, $V_{CM} = 2.5$ V Differential Input)

PRELIMINARY
TECHNICAL
DATA

Figure 9. SFDR and THD vs. Input Frequency (Input Span = 2.0 V p-p, $V_{CM} = 2.5$ V, single ended input)

Figure 10. SFDR and THD vs Input Frequency (Input Span = 1V p-p, $V_{cm} = 2.5$ V, single ended input)

Figure 11. SNR vs. Input Frequency (Input Span = 2.0 V p-p, $V_{CM} = 2.5$ V, Single ended input)

Figure 12. SNR vs Input Frequency (Input Span = 1.0V p-p, $V_{cm} = 2.5$ V, single ended input)

Figure 13. "Grounded-Input" Histogram (Input Span = 2 V p-p)

PRELIMINARY
TECHNICAL
DATA

INTRODUCTION

The AD9226 is a high performance, single-supply 12-bit ADC. The analog input range of the AD9226 is highly flexible allowing for both single-ended or differential inputs of varying amplitudes that can be ac or dc coupled.

It utilizes a eight-stage pipeline architecture with a wideband, calibrated, input sample-and-hold amplifier (SHA) implemented on a cost-effective CMOS process. Each stage of the pipeline, excluding the last stage, consists of a low resolution flash A/D connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier amplifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each of the stages to facilitate digital correction of flash errors. The last stage simply consists of a flash A/D.

The performance of the AD9226 is greatly enhance by the use of active calibration on each die. This yields superb dynamic performance.

The pipeline architecture allows a greater throughput rate at the expense of pipeline delay or latency. This means that while the converter is capable of capturing a new input sample every clock cycle, it actually takes seven clock cycles for the conversion to be fully processed and appear at the output. This latency is not a concern in most applications. The digital output, together with the out-of-range indicator (OTR), is latched into an output buffer to drive the output pins. The output drivers of the AD9226 can be configured to interface with +5 V or +3.3 V logic families. The clock must be driven to 5V logic levels.

If the MODE selection pin is connected to ground through a 10k ohm resistor or left floating (and de-coupled), the AD9226 will use both edges of the clock in its internal timing circuitry (see timing diagram on page 4 and specification page for exact timing requirements).

If the MODE pin is tied directly to ground or to AVDD, the AD9226 will implement a clock stabilizer function. This will make it immune to clock duty cycle.

The MODE pin will also control straight binary or two's complement output. See table IV.

The A/D samples the analog input on the rising edge of the clock input. During the clock low time (between the falling edge and rising edge of the clock), the input SHA is in the sample mode; during the clock high time it is in hold. System disturbances just prior to the rising edge of the clock and/or excessive clock jitter on the rising edge may cause the input SHA to acquire the wrong value, and should be minimized.

ANALOG INPUT AND REFERENCE OVERVIEW

Figure 14 is a simplified model of the AD9226. It highlights the relationship between the analog inputs, VINA, VINB, and the

reference voltage, VREF. Like the voltage applied to the top of the resistor ladder in a flash A/D converter, the value VREF defines the maximum input voltage to the A/D core. The minimum input voltage to the A/D core is automatically defined to be -VREF.




Figure 14. Equivalent Functional Input Circuit

The addition of a differential input structure allows the user to easily configure the inputs for either single-ended operation or differential operation. The A/D's input structure allows the dc offset of the input signal to be varied independently of the input span of the converter. Specifically, the input to the A/D core is the difference of the voltages applied at the VINA and VINB input pins. Therefore, the equation

$$V_{CORE} = VINA - VINB \quad (1)$$

defines the output of the differential input stage and provides the input to the A/D core.

The voltage, V_{CORE} , must satisfy the condition,

$$(-VREF/2) < V_{CORE} < (VREF/2) \quad (2)$$

where VREF is the voltage at the VREF pin.

While an infinite combination of VINA and VINB inputs exist that satisfy Equation 2, an additional limitation is placed on the inputs by the power supply voltages of the AD9226. The power supplies bound the valid operating range for VINA and VINB. The condition,

$$\begin{aligned} AVSS < VINA < AVDD \\ AVSS < VINB < AVDD \end{aligned} \quad (3)$$

where AVSS is nominally 0 V and AVDD is nominally +5 V, defines this requirement. The range of valid inputs for VINA and VINB is any combination that satisfies both Equations 2 and 3.

Refer to Table I and Table II at the end of this section for a summary of both the various analog input and reference configurations.

ANALOG INPUT OPERATION

Figure 15 shows the equivalent analog input of the AD9226 which consists of a 750Mhz differential sample-and-hold amplifier (SHA). It has excellent linearity and fast DC settling time. The differential input structure of the SHA is highly flexible, allowing the device to be easily configured for either a differential or single-ended input. The dc offset, or common-mode voltage, of the input(s) can be set to accommodate either single-supply or dual-supply systems. Note also, that the analog inputs, VINA and VINB, are interchangeable, with the excep-




Figure 15 Simplified Input Equivalent Circuit

tion that reversing the inputs to the VINA and VINB pins results in a data inversion (complementing the output word)

The AD9226 has a wide input range. The input peaks may be moved to AVDD or AVSS before performance is compromised. This allows for much greater flexibility when selecting single-ended drive schemes. Op amps and ac coupling clamps can be set to available reference levels rather than be dictated by what the ADC “needs.”

Due to the high degree of symmetry within the SHA topology a significant improvement in distortion performance for differential input signals with frequencies up to and beyond Nyquist can be realized. This inherent symmetry provides excellent cancellation of both common-mode distortion and noise. Also, the required input signal voltage span is reduced by a half which further reduces the degree of input switch modulation at each input and its effects on distortion.

The optimum noise and dc linearity performance for either differential or single-ended inputs is achieved with the largest input signal voltage span (i.e., 2 V input span) and matched input impedance for VINA and VINB. Only a slight degradation in dc linearity performance exists between the 2 V and 1 V input spans (see performance curves on pages 6 and 7)

Referring to Figure 14, the differential SHA is implemented using a switched-capacitor topology. Its input impedance and its switching effects on the input drive source should be considered in order to maximize the converter’s performance. The combination of the pin capacitance, C_{PIN} , parasitic capacitance C_{PAR} , and the sampling capacitance, C_S , is typically less than 7 pF. When the SHA goes into track mode, the input source must charge or discharge the voltage stored on C_S to the new input voltage. This action of charging and discharging C_S , averaged over a period of time and for a given sampling frequency, F_S , makes the input impedance appear to have a benign resistive component. However, if this action is analyzed within a sampling period (i.e., $T = 1/F_S$), the input impedance is dynamic and certain precautions on the input drive source should be observed.

First consider the resistive behavior of the input. The resistive component to the input impedance can be computed by calculating the average charge drawn by C_S from the input drive source. It can be shown that if C_S is allowed to fully charge up to the input voltage before switches Q_{S1} are opened, the average current into the input is the same as if there were a resistor of $1/(C_S F_S)$ ohms connected between the inputs. This means that the input impedance is inversely proportional to the converter’s sample rate. Since C_S is only 7 pF, this resistive




Figure 16. Series Resistor Isolates Switched-Capacitor SHA Input from Op Amp. Matching Resistors Improve SNR Performance

component is typically much larger than that of the drive source (i.e., 1.9k ohms at $F_S = 65$ MSPS).

The SHA’s input impedance over a sampling period appears as a dynamic input impedance to the input drive source. When the SHA goes into the track mode, the input source should ideally provide the charging current through R_{ON} of switch Q_{S1} in an exponential manner. The requirement of exponential charging means that the most common input source, an op amp, must exhibit a source impedance that is both low and resistive up to and beyond the sampling frequency.

The output impedance of an op amp can be modeled with a series inductor and resistor. When a capacitive load is switched onto the output of the op amp, the output will momentarily drop due to its effective output impedance. As the output recovers, ringing may occur. To remedy the situation, a series resistor can be inserted between the op amp and the SHA input as shown in Figure 16. The series resistance helps isolate the op amp from the switched-capacitor load.

The optimum size of this resistor is dependent on several factors, including the ADC sampling rate, the selected op amp, and the particular application. In most applications, a 30 ohms to 100 ohms resistor is sufficient. However, some applications may require a larger resistor value to reduce the noise bandwidth or possibly limit the fault current in an overvoltage condition. Other applications may require a larger resistor value as part of an antialiasing filter. In any case, since the THD performance is dependent on the series resistance and the above mentioned factors, optimizing this resistor value for a given application is encouraged.

The source impedance driving VINA and VINB should be matched. Failure to provide that matching will result in the degradation of the AD9226’s SNR, THD and SFDR.

For noise sensitive applications, the very high bandwidth of the AD9226 may be detrimental and the addition of a series resistor and/or shunt capacitor can help limit the wideband noise at the A/D’s input by forming a low-pass filter. Note, however, that the combination of this series resistance with the equivalent input capacitance of the AD9226 should be evaluated for those time domain applications that are sensitive to the input signal’s absolute settling time. In applications where harmonic distortion is not a primary concern, the series resistance may be selected in combination with the nominal 8 pF of input capacitance to set the filter’s 3 dB cutoff frequency.

A better method of reducing the noise bandwidth, while possibly establishing a real pole for an antialiasing filter, is to add some additional shunt capacitance between the input (i.e., VINA and/or VINB) and analog ground. Since this additional shunt capacitance combines with the equivalent input capacitance of the AD9226, a lower series resistance can be selected to establish the filter's cutoff frequency while not degrading the distortion performance of the device. The shunt capacitance also acts like a charge reservoir, sinking or sourcing the additional charge required by the hold capacitor, C_H , further reducing current transients seen at the op amp's output.

The effect of this increased capacitive load on the op amp driving the AD9226 should be evaluated. To optimize performance when noise is the primary consideration, increase the shunt capacitance as much as the transient response of the input signal will allow. Increasing the capacitance too much may adversely affect the op amp's settling time, frequency response and distortion performance.

REFERENCE OPERATION

The AD9226 contains an on board bandgap reference that provides a pin strappable option to generate either a 1 V or 2 V output. With the addition of two external resistors, the user can generate reference voltages other than 1 V and 2 V. Another alternative is to use an external reference for designs requiring enhanced accuracy and/or drift performance. See Table II for a summary of the pin-strapping options for the AD9226 reference configurations.

Figure 16 shows a simplified model of the internal voltage reference of the AD9226. A pin strappable reference amplifier buffers a 1 V fixed reference. The output from the reference amplifier, A1, appears on the VREF pin. The voltage on the VREF pin determines the full-scale input span of the A/D. This input span equals,

$$\text{Full-Scale Input Span} = V_{REF}$$

The voltage appearing at the VREF pin as well as the state of the internal reference amplifier, A1, are determined by the voltage appearing at the SENSE pin. The logic circuitry contains two comparators which monitor the voltage at the SENSE pin. The comparator with the lowest set point (approximately 0.3 V) controls the position of the switch within the feedback path of A1. If the SENSE pin is tied to AVSS (AGND), the switch is connected to the internal resistor network thus providing a VREF of 2.0 V. If the SENSE pin is tied to the VREF pin via a short or resistor, the switch will connect to the

SENSE pin. This short will provide a VREF of 1.0 V. An external resistor network will provide an alternative VREF between 1.0 V and 2.0 V. The other comparator controls internal circuitry that will disable the reference amplifier if the SENSE pin is tied AVDD. Disabling the reference amplifier allows the VREF pin to be driven by an external voltage reference.




Figure 17 Equivalent Reference Circuit

The actual reference voltages used by the internal circuitry of the AD9226 appear on the CAPT and CAPB pins. For proper operation when using the internal or an external reference, it is necessary to add a capacitor network to decouple these pins. Figure 17 shows the recommended decoupling network. This capacitive network performs the following three functions: (1) along with the reference amplifier, A2, it provides a low source impedance over a large frequency range to drive the A/D internal circuitry, (2) it provides the necessary compensation for A2, and (3) it bandlimits the noise contribution from the reference. The turn-on time of the reference voltage appearing between




Figure 18. Recommended CAPT/CAPB Decoupling Network

The input span of the AD9226 may be varied dynamically by using an external reference to drive the VREF pin of the ADC. This is discussed thoroughly in the "Using An External Reference" section of this data sheet.

Table I. Analog Input Configuration Summary

Input Connection	Coupling	Input Span (V)	Input Range (V)		Figure #	Comments
			VINA ¹	VINB ¹		
Single-Ended	DC or AC	1.0	0.5 to 1.5	1.0	19, 20	Best for stepped input response applications, requires ± 5 V op amp.
		2.0	1 to 3	2.0	19, 20	Optimum noise performance, excellent SNR performance, often requires low distortion op amp with $V_{CC} > +5$ V due to its head-room issues.
Differential (via Transformer) or Amplifier	AC/DC	1.0	2 to 3	3 to 2	23, 24	Optimum full-scale THD and SFDR performance well beyond the A/Ds Nyquist frequency. Preferred mode for undersampling applications.
		2.0	1.5 to 3.5	3.5 to 1.5	23, 24	Optimum noise performance.

NOTE

¹VINA and VINB can be interchanged if signal inversion is required.**Table II. Reference Configuration Summary**

Reference Operating Mode	Input Span (VINA-VINB) (V p-p)	Required VREF (V)	Connect	To
INTERNAL	1	1	SENSE	VREF
INTERNAL	2	2	SENSE	AVSS
INTERNAL	$1 \leq \text{SPAN} \leq 2$ (SPAN = VREF)	$1 \leq V_{REF} \leq 2.0$ AND $V_{REF} = (1 + R1/R2)$	R1 R2	VREF AND SENSE SENSE AND REFCOM
EXTERNAL (NONDYNAMIC)	$1 \leq \text{SPAN} \leq 2$ (Span = EXT REF)	$1 \leq V_{REF} \leq 2.0$	SENSE VREF	AVDD EXT. REF.

DRIVING THE ANALOG INPUTS

The AD9226 has a highly flexible input structure allowing it to interface with single-ended or differential input interface circuitry. The applications shown in Driving the Analog Inputs and Reference Configurations sections, along with the information presented in Input and Reference Overview of this data sheet, give examples of both single-ended and differential operation. Refer to Tables I and II for a list of the different possible input and reference configurations and their associated figures in the data sheet.

The optimum mode of operation, analog input range, and associated interface circuitry will be determined by the particular applications performance requirements as well as power supply options. For example, a dc-coupled single-ended input would be appropriate for most data acquisition and imaging applications. Also, many communication applications that require a dc coupled input for proper demodulation can take advantage of the single-ended distortion performance of the AD9226. The input span should be configured so the system's performance objectives and the headroom requirements of the driving op amp are simultaneously met.

Differential modes of operation (ac or dc coupled input) provide the best THD and SFDR performance over a wide frequency range. *Differential operation should be considered for the most demanding spectral based applications* (e.g., direct IF-to-digital conversion). See Figures 20, 21 and section on Differential Mode of Operation. Differential input characterization was performed for this data sheet using the configuration shown in Figure 22.

Single-ended operation requires that VINA be ac or dc coupled to the input signal source, while VINB of the AD9226 be biased to the appropriate voltage corresponding to a midscale code transition. Note that signal inversion may be easily accomplished by transposing VINA and VINB. Most of the single-ended specifications for the AD9226 were characterized using Figure 27 circuitry with input spans of 1 V and 2 V with a common mode level of 2.5 V.

Differential operation requires that VINA and VINB be simultaneously driven with two equal signals that are in and out of phase versions of the input signal. Differential operation of the AD9226 offers the following benefits: (1) Signal swings are smaller and therefore linearity requirements placed on the input signal source may be easier to achieve, (2) Signal swings are smaller and therefore may allow the use of op amps which may otherwise have been constrained by headroom limitations, (3) Differential operation minimizes even-order harmonic products, and (4) Differential operation offers noise immunity based on the device's common-mode rejection.

Direct differential ADC drive may be derived from AD8138 or AD8131. Transformers present a good AC coupled option. These applications are explained later in this data sheet.

As is typical of most IC devices, exceeding the supply limits will turn on internal parasitic diodes resulting in transient currents within the device. Figure 19 shows a simple means of clamping an ac or dc coupled single-ended input with the addition of two series resistors and two diodes. An optional capacitor is shown for ac coupled applications. Note that a larger series resistor could be used to limit the fault current through D1 and D2 but

should be evaluated since it can cause a degradation in overall performance. The diodes might cause nonlinearity in the signal. A similar clamping circuit could also be used for each input if a differential input signal is being applied.

DIFFERENTIAL MODE OF OPERATION

Since not all applications have a signal preconditioned for differential operation, there is often a need to perform a single-ended-to-differential conversion. In systems that do not need to be dc coupled, an RF transformer with a center tap is the best method to generate differential inputs for the AD9226. It provides all the benefits of operating the A/D in the differential mode without contributing additional noise or distortion. An RF transformer also has the added benefit of providing electrical isolation between the signal source and the A/D. An improvement in THD and SFDR performance can be realized by operating the AD9226 in the differential mode. The performance enhancement between the differential and single-ended mode is most noteworthy as the input frequency approaches and goes beyond the Nyquist frequency (i.e., $f_{IN} > F_S / 2$).




Figure 19. Simple Clamping Circuit

The circuit shown in Figure 20 is an ideal method of applying a differential dc drive to the AD9226. It uses an AD8138 to derive a differential signal from a single ended one. Figure 21 illustrates its performance.




Figure 23a. Direct Coupled Drive Circuit with AD8138 Dual Op Amps

AD9226




Figure 21 b $F_s = 65\text{Mps}$, $F_{in} = 30\text{Mhz}$, Input span = 1Vpp




Figure 22 Transformer Coupled Input

Figure 22 shows the schematic of the suggested transformer circuit. The circuit uses a Minicircuits RF transformer, model T4-1T, which has an impedance ratio of four (turns ratio of 2). The schematic assumes that the signal source has a 50 ohm source impedance. The center tap of the transformer provides a convenient means of level shifting the input signal to a desired common-mode voltage.

Transformers with other turns ratios may also be selected to optimize the performance of a given application. For example, a given input signal source or amplifier may realize an improvement in distortion performance at reduced output power levels and signal swings. By selecting a transformer with a higher impedance ratio (e.g., Minicircuits T16-6T with a 1:16 impedance ratio) effectively “steps up” the signal level thus further reducing the driving requirements of signal source.

Referring to Figure 22, a series resistor, R_S , was inserted between the AD9226 and the secondary of the transformer. The value of 33 ohms was selected to specifically optimize both the THD and SNR performance of the A/D. R_S and the internal capacitance help provide a low-pass filter to block high frequency noise.

The AD9226 can be easily configured for either a 1 V p-p input span or 2.0 V p-p input span by setting the internal reference (see Table II). Other input spans can be realized with two external gain setting resistors as shown in Figure 31 of this data sheet. Figure 23 demonstrates the AD9226's high degree of linearity and THD over a wide range of common-mode voltages.




Figure 23a. THD vs. Common-Mode Voltage ($A_{IN} = 2\text{ V}$ Differential)

Figure 24b. Frequency Domain Plot $F_{IN} = 5\text{ MHz}$, $F_S = 65\text{ MHz}$ ($A_{IN} = 1\text{ V}$ Differential)

SINGLE-ENDED MODE OF OPERATION

The AD9226 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the A/D must be driven from an operational amplifier that will not degrade the A/D's performance. Because the A/D operates from a single supply, it will be necessary to level shift ground-based bipolar signals to comply with its input requirements. Both dc and ac coupling provide this necessary function, but each method results in different interface issues which may influence the system design and performance.

Single-ended operation is often limited by the availability driving op amps. Very low distortion op amps that provide great performance out to the Nyquist frequency of the converter are hard to find. Compounding the problem, for dc coupled single-ended applications, is the inability of the many high performance amplifiers to maintain low distortions as their outputs approach their positive output voltage limit (i.e., 1 dB compression point). For this reason, it is recommended that applications requiring high performance dc coupling use the single-ended-to-differential circuit shown in Figure 23.

DC COUPLING AND INTERFACE ISSUES

Many applications require the analog input signal to be dc coupled to the AD9226. An operational amplifier can be configured to rescale and level shift the input signal so that it is compatible with the selected input range of the A/D. The input range to the A/D should be selected on the basis of system performance objectives as well as the analog power supply availability since this will place certain constraints on the op amp selection.

Many of the new high performance op amps are specified for only ± 5 V operation and have limited input/output swing capabilities. The selected input range of the AD9226 should be considered with the headroom requirements of the particular op amp to prevent clipping of the signal. Also, since the output of a dual supply amplifier can swing below absolute minimum (-0.3 V), clamping its output should be considered in some applications.

Op amp circuits using noninverting and inverting topologies are discussed in the next section. Although not shown, the noninverting and inverting topologies can be easily configured as part of an antialiasing filter by using a Sallen-Key or Multiple-Feedback topology. An additional R-C network can be inserted between the op amp's output and the AD9226 input to provide a filter pole.

Simple Op Amp Buffer

In the simplest case, the input signal to the AD9226 will already be biased at levels in accordance with the selected input range. It is simply necessary to provide an adequately low source impedance for the VINA and VINB analog pins of the A/D. Figure 25 shows the recommended configuration a single-ended drive using an op amp. In this case, the op amp is shown in a noninverting unity gain configuration driving the VINA pin. The internal reference drives the VINB pin. Note that the addition of a small series resistor of 30 ohms to 100 ohms connected to VINA and VINB will be beneficial in nearly all cases. Refer to the Analog Input Operation section for a discussion on resistor selection. Figure 25 shows the proper connection for a 1 V to 3 V input range.

Op Amp with DC Level-Shifting

Figure 26 shows a dc-coupled level-shifting circuit employing an op amp, A1, to sum the input signal with the desired dc set. Configuring the op amp in the inverting mode with the given resistor values results in an ac signal gain of -1 . If the signal inversion is undesirable, interchange the VINA and VINB connections to reestablish the original signal polarity. The dc voltage at VREF sets the common-mode voltage of the




Figure 25. Single-Ended AD9226 Op Amp Drive Circuit




Figure 26. Single-Ended Input with DC-Coupled Level Shift

AD9226. For example, when $VREF = 1.0$ V, the input level from the op amp will also be centered around 1.0 V.

AC COUPLING AND INTERFACE ISSUES

For applications where ac coupling is appropriate, the op amp's output can be easily level-shifted via a coupling capacitor. This has the advantage of allowing the op amp's common-mode level to be symmetrically biased to its midsupply level (i.e. $(V_{CC} + V_{EE})/2$). Op amps that operate symmetrically with respect to their power supplies typically provide the best ac performance as well as greatest input/output span. Various high speed/performance amplifiers that are restricted to $+5$ V/ -5 V operation and/or specified for $+5$ V single-supply operation can be easily configured for the 2 V or 1 V input span of the AD9226. A differential input connection should be considered for best high frequency performance.

Simple AC Interface

Figure 27 shows a typical example of an ac-coupled, single-ended configuration. The bias voltage shifts the bipolar, ground-referenced input signal to approximately $AVDD/2$. The value for $C1$ and $C2$ will depend on the size of the resistor, R . The capacitors, $C1$ and $C2$, are a $0.1 \mu F$ ceramic and $10 \mu F$ tantalum capacitor in parallel to achieve a low cutoff frequency while maintaining a low impedance over a wide frequency range. The combination of the capacitor and the resistor form a high-pass filter with a high-pass -3 dB frequency determined by the equation,

$$f_{-3dB} = 1/(2 * \pi * R * (C1 + C2))$$

The low impedance VREF voltage source both biases the VINB input and provides the bias voltage for the VINA input. Figure 27 shows the VREF configured for 2.0 V thus the input range of the A/D is 1.0 V to 3.0 V. Other input ranges could be selected by changing VREF.




Figure 27 AC- Coupled Input-Flexible Input Span

OP AMP SELECTION GUIDE

Op amp selection for the AD9226 is highly dependent on a particular application. In general, the performance requirements of any given application can be characterized by either time domain or frequency domain parameters. In either case, one should carefully select an op amp that preserves the performance of the A/D. This task becomes challenging when one considers the AD9226's high performance capabilities coupled with other external system level requirements such as power consumption and cost.

The ability to select the optimal op amp may be further complicated by either limited power supply availability and/or limited acceptable supplies for a desired op amp. Newer, high performance op amps typically have input and output range limitations in accordance with their lower supply voltages. As a result, some op amps will be more appropriate in systems where ac-coupling is allowable. When dc-coupling is required, op amps without headroom constraints such as rail-to-rail op amps or ones where larger supplies can be used should be considered. The following section describes some op amps currently available from Analog Devices. The system designer is always encouraged to contact the factory or local sales office to be updated on Analog Devices latest amplifier product offerings.

When single-ended, dc coupling is needed, the use of the AD8138 in a differential configuration (Figure 20) is highly recommended.

AD8055: $f_{-3\text{dB}} = 300\text{ MHz}$.

Low cost. Best used for driving single-ended ac coupled configuration.

Limit: THD is compromised when output is not swinging about 0 V.

AD8138: Perfect for single-ended to differential configuration (see Figure 23). Harmonics cancel each other in differential drive, making this amplifier highly recommended for a single-ended input signal source. Handles input signals past the 33 MHz Nyquist frequency.

AD9631: $f_{-3\text{dB}} = 250\text{ MHz}$.

Moderate cost.

Good for single-ended drive applications when signal is anywhere between 0 V and 3 V.

Limits: THD is compromised above 8 MHz.

AD8131 : Slightly lower performance than AD8138 with lower cost. Fixed gain of 2.

REFERENCE CONFIGURATIONS

The figures associated with this section on internal and external reference operation do not show recommended matching series resistors for VINA and VINB for the purpose of simplicity.

Please refer to the Driving the Analog Inputs section for a discussion of this topic. Also, the figures do not show the de-

coupling network associated with the CAPT and CAPB pins. Please refer to the Reference Operation section for a discussion of the internal reference circuitry and the recommended decoupling network shown in Figure 17.

USING THE INTERNAL REFERENCE

Figure 28 shows how to connect the AD9226 for a 1.0 V to 3.0 V (2v span) or 0.5 V to 1.5 V (1v span) input range via pin strapping the SENSE pin. An intermediate input span can be established using the resistor programmable configuration in Figure 31.

Shorting the VREF pin directly to the SENSE pin places the internal reference amplifier in unity-gain mode and the resultant VREF output is 1 V. Shorting the SENSE pin directly to the REFCOM pin configures the internal reference amplifier for a gain of 2.0 and the resultant VREF output is 2.0 V. The VREF pin should be bypassed to the REFCOM pin with a 10 μ F tantalum capacitor in parallel with a low-inductance 0.1 μ F ceramic capacitor.




Figure 28. Internal Reference—2 V p-p Input Span
 $V_{CM} = 1$ V, or 2 V p-p Input Span (single ended)

Figure 29 illustrates the relation between reference voltage and THD. Note that optimal performance occurs when the reference voltage is set to 1.5 V (input span = 1.5 V).

Figure 29. THD vs. Reference Voltage, $F_S = 65$ MHz,
 $F_{IN} = 10$ MHz (Differential)

Figure 30 shows the single-ended configuration that gives good dynamic performance (SINAD, SFDR). To optimize dynamic specifications, center the common-mode voltage of the analog input at approximately by 2.5 V by connecting VINB to a low impedance 2.5 V source. As described above, shorting the VREF pin directly to the SENSE pin results in a 1 V reference voltage and a 1 V p-p input span. The valid range for input signals is 2.0 V to 3.0 V. The VREF pin should be bypassed to the REFCOM pin with a 10 μ F tantalum capacitor in parallel with a low-inductance 0.1 μ F ceramic capacitor.

This reference configuration could also be used for a differential input in which VINA and VINB are driven via a transformer as shown in Figure 22. In this case, the common-mode voltage, V_{CM} , is set at midsupply by connecting the transformer's center tap to a resistor voltage divider. VREF can be configured for 1.0 V or 2.0 V by connecting SENSE to either VREF or REFCOM respectively. Note that the valid input range for each of the differential inputs is one half of the single-ended input and thus becomes $V_{CM} - V_{REF}/2$ to $V_{CM} + V_{REF}/2$.




Figure 30. Internal Reference—2 V p-p Input Span,
 $V_{CM} = 2.5$ V




Figure 31. Resistor Programmable Reference—1.5 V p-p Input Span, $V_{CM} = 2.5$ V

Resistor Programmable Reference

Figure 31 shows an example of how to generate a reference voltage other than 1.0 V or 2.0 V with the addition of two external resistors and a bypass capacitor. Use the equation,

$$V_{REF} = 1 \text{ V} * (1 + R1/R2),$$

to determine appropriate values for R1 and R2. These resistors should be in the 2 Kohm to 10 Kohm range. For the example shown, R1 equals 2.5 Kohm and R2 equals 5 Kohm. From the equation above, the resultant reference voltage on the VREF pin is 1.5 V. This sets the input span to be 1.5 V p-p. To assure stability, place a 0.1 μF ceramic capacitor in parallel with R1. The midscale voltage can be set to VREF by connecting VINB to VREF to provide an input span equal to VREF. Alternatively, the midscale voltage can be set to 2.5 V by connecting VINB to a low impedance 2.5 V source. For the example shown, the valid input single-ended range for VINA is 1.75 V to 3.25 V. The VREF pin should be bypassed to the REF-COM pin with a 10 μF tantalum capacitor in parallel with a low inductance 0.1 μF ceramic capacitor.

USING AN EXTERNAL REFERENCE

Using an external reference may enhance the dc performance of the AD9226 by improving drift and accuracy. Figures 29 and 30 show examples of how to use an external reference with the A/D. Table III is a list of suitable voltage references from Analog Devices. To use an external reference, the user must disable the internal reference amplifier and drive the VREF pin. Connecting the SENSE pin to AVDD disables the internal reference amplifier.

Table III. Suitable Voltage References

	Output Voltage	Drift (ppm/°C)	Initial Accuracy % (max)	Operating Current
Internal	1.00	26	1.4	1 mA
AD589	1.235	10–100	1.2–2.8	50 μA
AD1580	1.225	50–100	0.08–0.8	50 μA
REF191	2.048	5–25	0.1–0.5	45 μA
Internal	2.0	26	1.4	1 mA

The AD9226 contains an internal reference buffer, A2 (see Figure 17), that simplifies the drive requirements of an external reference. The external reference must be able to drive about 5 kohms ($\pm 20\%$) load. Note that the bandwidth of the reference buffer is deliberately left small to minimize the reference noise contribution. As a result, it is not possible to change the reference voltage rapidly in this mode.




Figure 32 external reference

Variable Input Span with $V_{CM} = 2.5$ V

Figure 32 shows an example of the AD9226 configured for an input span of VREF centered at 2.5 V. An external 2.5 V reference drives the VINB pin thus setting the common-mode voltage at 2.5 V. The input span can be independently set by a voltage divider consisting of R1 and R2 which generates the VREF signal. A1 buffers this resistor network and drives VREF. Choose this op amp based on accuracy requirements. It is essential that a minimum of a 10 μF capacitor in parallel with a 0.1 μF low inductance ceramic capacitor decouple the A1's output to ground.




Figure 30. Input Range = 0 V to $2 \infty V_{REF}$

Single-Ended Input External Reference

Figure 33 shows an example of an external reference driving both VINB and VREF. In this case, both the common-mode voltage and input span are directly dependent on the value of VREF. More specifically, the common-mode voltage is equal to VREF while the input span is equal to external VREF.

Thus the valid input range extends from $(VREF + VREF/2)$ to $(VREF - VREF/2)$. For example, if the REF191, a 2.048 V external reference was selected, the valid input span extends to 2.048V. In this case, 1 LSB of the AD9226 corresponds to 0.5 mV. It is essential that a minimum of a 10 μ F capacitor in parallel with a 0.1 μ F low inductance ceramic capacitor decouple the reference output to ground.

MODE CONTROL

The mode pin controls two functions. It enables/disables the clock stabilizer and determines the output data format. The exact functions of the mode pin are outlined in table IV.

The Clock stabilizer is a circuit that desensitizes the ADC from clock duty cycle variations. Pipelined converters generally require a 50% clock waveform. However, as clock speeds increase relative to the rise time of the external clock, duty cycle skews are inevitable and maintaining a 50% duty cycle up to the ADC is nearly impossible. The AD9226 eases system clock constraints by incorporating a circuit that restores the internal duty cycle. Low jitter on the rising edge (sampling edge) of the clock is preserved while the critical falling edge is generated on chip.

It may be desirable to disable the clock stabilizer, if the clock rate is likely to change rapidly (eg standby to full speed). Approx 10 cycles are required for the internal PPL of the stabilizer.

Table IV Mode Select

MODE	DFS	CLOCK DUTY CYCLE SHAPING
N/C	Binarr	50% duty cycle required ¹
AVDD	Binary	Flexible duty cycle ²
GND	2's compliment	Flexible duty cycle ²
10k res to gnd	2's compliment	50% duty cycle required ¹


¹ Clock stabilizer disabled

² Clock stabliizer enabled

DIGITAL INPUTS AND OUTPUTS

Digital Outputs

The AD9226 output data is presented in positive true straight binary for all input ranges. Table IV indicates the output data formats for various input ranges regardless of the selected input range. A twos complement output data format can be created by connecting the MODE pin as detailed in table IV.



Input (V)	Condition (V)	Digital Output	OTR
VINA-VINB	$< -VREF$	0000 0000 0000	1
VINA-VINB	$= -VREF$	0000 0000 0000	0
VINA-VINB	$= 0$	1000 0000 0000	0
VINA-VINB	$= +VREF - 1 \text{ LSB}$	1111 1111 1111	0
VINA-VINB	$\bullet +VREF$	1111 1111 1111	1

(MODE pin is set to AVDD or GND)

Figure 34 Output Data Format

Out of Range (OTR)

An out-of-range condition exists when the analog input voltage is beyond the input range of the converter. OTR is a digital output that is updated along with the data output corresponding to the particular sampled analog input voltage. Hence, OTR has the same pipeline delay (latency) as the digital data. It is LOW when the analog input voltage is within the analog input range. It is HIGH when the analog input voltage exceeds the input range as shown in Figure 34. OTR will remain HIGH until the analog input returns within the input range and another conversion is completed. By logical ANDing OTR with the MSB and its complement, over range high or under range low conditions can be detected. Table V is a truth table for the over/under range circuit in Figure 35 which uses NAND gates. Systems requiring programmable gain conditioning of the AD9226 input signal can immediately detect an out-of-range condition, thus eliminating gain selection iterations. Also, OTR can be used for digital offset and gain calibration.

Table V. Out-of-Range Truth Table

OTR	MSB	Analog Input Is
0	0	In Range
0	1	In Range
1	0	Under range
1	1	Over range

(MODE pin is set to AVDD or GND)




Figure 35. Over range or Under range Logic

Digital Output Driver Considerations (DRVDD)

The AD9226 output drivers can be configured to interface with +5 V or 3.3 V logic families by setting DRVDD to +5 V or 3.3 V respectively. The output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause glitches on the supplies and may affect SINAD performance. Applications requiring the ADC to drive large capacitive loads or large fan out may require additional decoupling capacitors on DRVDD. In extreme cases, external buffers or latches may be required.

Clock Input Considerations

If the MODE pin is tied to ground or AVDD, the AD9226 is immune to clock duty cycle variation.

High speed high resolution A/Ds are sensitive to the quality of the clock input. The degradation in SNR at a given full-scale input frequency (f_{IN}) due only to aperture jitter (t_A) can be calculated with the following equation:

$$SNR = 20 \log_{10} [1/2 \pi f_{IN} t_A]$$

In the equation, the rms aperture jitter, t_A , represents the root-sum square of all the jitter sources, which include the clock input, analog input signal, and A/D aperture jitter specification. Undersampling applications are particularly sensitive to jitter.

Clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9226. Power supplies for clock drivers should be separated from the A/D output driver supplies to avoid modulating the clock signal with digital noise. Low jitter crystal controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing or other

method), it should be retimed by the original clock at the last step.

The clock input is referred to the analog supply. Its logic threshold is $AVDD/2$. If the clock is being generated by 3 V logic, it will have to be level shifted into 5 V CMOS logic levels.


The input circuitry for the CLOCK pin is designed to accommodate CMOS inputs. The quality of the logic input, particularly the rising edge, is critical in realizing the best possible jitter performance of the part: the faster the rising edge, the better the jitter performance.

As a result, careful selection of the logic family for the clock driver, as well as the fan out and capacitive load on the clock line, is important. Jitter-induced errors become more predominant at higher frequency, large amplitude inputs, where the input slew rate is greatest.

Most of the power dissipated by the AD9226 is from the analog power supplies. However, lower clock speeds will reduce digital current. Figure 36 shows the relationship between power and clock rate.

Figure 36. Power Consumption vs. Clock Rate

**28-Lead Shrink Small Outline (SSOP)
(RS-28)**



PRELIMINARY
TECHNICAL
DATA