

a

PRELIMINARY TECHNICAL DATA

High Performance High-Speed **FAST FET™ OP AMP**

Preliminary Technical Data

AD8065/AD8066

FEATURES

FET Input Amplifier

Single, Dual

Low Cost

High Speed

150MHz, -3 dB Bandwidth ($G = +1$)

180V/ μ s Slew Rate

Low Noise

7.0 nV/rt Hz

5fA/rt Hz

Wide Supply Voltage Range

5V to 24V

Excellent Distortion Specs

SFDR -90dB @ 1MHz

Low Power


6.5mA/Amplifier Typ Supply Current

Small Packaging


SOIC-8, SOT23-5, μSOIC

CONNECTION DIAGRAMS

(TOP VIEW)



SOIC-8 (R) and μSOIC (RM)



APPLICATIONS

Instrumentation

Photodiode Pre-amp

Filters

A-to-D Driver

Level Shifting

Buffering

PRODUCT DESCRIPTION

The AD8065/66 amps are voltage feedback amplifiers with FET inputs offering ease of use and low cost. The AD8065 is a single amplifier and the AD8066 is a dual amplifier.

These **FAST FET™** in ADI's proprietary XFCB process allow low noise operation (7.0nV/rt Hz and 0.1fA/rt Hz) as well as very high input impedance.

With the wide supply voltage range (5V to 24V) and wide bandwidth (150MHz), the AD8065/66 amps are designed to work in a variety of applications. For added versatility the amplifiers contain rail-to-rail outputs.

REV. PrK 2/26/02

Despite being low cost, the amplifiers provide excellent overall performance. The differential gain and phase errors are 0.01% and 0.02°, along with 0.1dB flatness out to 7MHz makes these amplifiers ideal for video applications. Additionally, they offer high slew rate of 180V/ μ s, excellent distortion, and low input offset voltage of 1mV max.

The AD8065/66 amps offer low power of 7.0 mA/amplifier, while capable of delivering up to 30mA of load current. These amplifiers are optimized for driving capacitive loads up to 25pF. If driving larger capacitive loads, a small series resistor is needed to avoid excessive peaking or overshoot.

The AD8065/66 amps are low-cost, high-speed FET amps available in small packages, SOIC, SOT-23, and μSOIC. They are rated to work over the industrial temperature range, -40C to +85C.

The AD8065 is scheduled to be released April 2002.
The AD8066 is scheduled to be released July 2002.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, Ma 02062-9106, U.S.A.
Tel: 781/329-4700 Fax: 781/326-8703
www.analog.com
Analog Devices, Inc., 2002

PRELIMINARY TECHNICAL DATA

AD8065/66

SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$, $V_S = +/-5\text{V}$, $R_L = 1\text{k}\Omega$, unless otherwise noted)

Parameter	Conditions	AD8065/66			
		Min	Typ	Max	Units
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	G =+1, $V_o = 0.2\text{Vp-p}$		150		MHz
	G =+2, $V_o = 0.2\text{Vp-p}$		50		MHz
	G =+1, $V_o = 2\text{Vp-p}$		55		MHz
Bandwidth for 0.1 dB Flatness	$V_o = 0.2\text{Vp-p}$, G=+2		7		MHz
Input Overdrive Recovery Time	G=-1, -5.5V to +5.5V		200		ns
Output Recovery Time	G=-1 -5.5V to +5.5V		170		ns
Slew Rate	G =+2, $V_o = 4\text{V Step}$		180		V/ μs
Settling Time to 0.1%	G =+2, $V_o = 2\text{V Step}$	TBD		ns	
	G=+2, $V_o=8\text{V Step}$	TBD		ns	
NOISE/HARMONIC PERFORMANCE					
SFDR	$f_C = 1 \text{ MHz}$, G=+2, 2Vpp		-88		dBc
	$f_C = 5 \text{ MHz}$, G=+2, 2Vpp		-67		dBc
	$f_C = 1 \text{ MHz}$, G=+2, 8Vpp	TBD			dBc
Third Order Intercept	$f_C = 10\text{MHz}$, $R_l=100\Omega$	TBD			dBm
Crosstalk, Output to Output	$f = 5 \text{ MHz}$, G = +2	TBD			dB
Input Voltage Noise	$f = 10 \text{ kHz}$		7		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10 \text{ kHz}$		5		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, G = +2, $R_L = 150 \Omega$		0.01		%
Differential Phase Error	NTSC, G = +2, $R_L = 150 \Omega$		0.02		Degree
DC PERFORMANCE					
Input Offset Voltage			0.1	2.0	mV
Tmin to Tmax		TBD			mV
Input Offset Voltage Drift			1.0		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			1		pA
Open Loop Gain	Tmin to Tmax $V_o = \pm 3 \text{ V}$, $R_l=1 \text{k}\Omega$		64		pA
			116		dB
INPUT CHARACTERISTICS					
Common Mode Input Impedance			1000		$\text{G}\Omega/\text{pI}$
Differential Input Impedance			4.2		$\text{G}\Omega/\text{pI}$
Input Common-Mode Voltage Range		-5.0		2.0	V
Common-Mode Rejection Ratio	$V_{CM} = -5 \text{ to } 2\text{V}$		127		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_L = 1\text{k}\Omega$	-4.95		4.95	V
Output Current	$V_o = +/- 2.5 \text{ V}$		30		mA
Capacitive Load Drive	30% over shoot		20		pF
POWER SUPPLY					
Operating Range			5		V
Quiescent Current per Amplifier		6.0	6.5		mA
Power Supply Rejection Ratio			-120		dB

2/26/02 REV.PrK

PRELIMINARY TECHNICAL DATA

AD8065/66

SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$, $V_S = +/-12\text{V}$, $R_L = 1\text{k}\Omega$, unless otherwise noted)

Parameter	Conditions	AD8065/66			
		Min	Typ	Max	Units
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	G =+1, $V_o = 0.2\text{Vp-p}$	150			MHz
	G =+2, $V_o = 0.2\text{Vp-p}$	50			MHz
	G =+1, $V_o = 2\text{Vp-p}$	55			MHz
Bandwidth for 0.1 dB Flatness	$V_o = 0.2\text{Vp-p}$, G =+2	7			MHz
Input overdrive recovery		TBD			ns
Output overdrive recovery		TBD			ns
Slew Rate	G =+2, $V_o = 4\text{V Step}$	180			V/ μs
Settling Time to 0.1%	G =+2, $V_o = 2\text{V Step}$	TBD			ns
	G =+2, $V_o = 8\text{V Step}$	TBD			ns
NOISE/HARMONIC PERFORMANCE					
SFDR	$f_C = 1\text{ MHz}$, G =+2, 2Vpp	-100			dBc
	$f_C = 5\text{ MHz}$, G =+2, 2Vpp	-67			dBc
	$f_C = 1\text{MHz}$, G =+2, 10Vpp	-85			dBc
Third Order Intercept	$f_C = 10\text{MHz}$, $R_I = 100\Omega$	TBD			dBm
Crosstalk, Output to Output	f = 5 MHz, G =+2	TBD			dB
Input Voltage Noise	f = 10 kHz	7			nV/ $\sqrt{\text{Hz}}$
Input Current Noise	f = 10 kHz	5			fA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, G =+2, $R_L = 150\Omega$	0.01			%
Differential Phase Error	NTSC, G =+2, $R_L = 150\Omega$	0.02			Degree
DC PERFORMANCE					
Input Offset Voltage		0.1	2.0		mV
	Tmin to Tmax	TBD			mV
Input Offset Voltage Drift		1			$\mu\text{V}^\circ\text{C}$
Input Bias Current		1			pA
	Tmin to Tmax	TBD			pA
Input Offset Current		1			$\pm\text{pA}$
	Tmin to Tmax	TBD			pA
Open Loop Gain	$V_o = \pm 10\text{ V}$, $R_I = 1\text{k}\Omega$	125			dB
INPUT CHARACTERISTICS					
Common Mode Input Impedance		1000			$\text{G}\Omega/\text{pF}$
Differential Input Impedance		3			$\text{G}\Omega/\text{pF}$
Input Common-Mode Voltage Range	$R_L = 1\text{k}\Omega$	-12.0	9.0		V
Common-Mode Rejection Ratio	$V_{CM} = -12\text{V to } +9\text{V}$	127			dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_L = 1\text{k}\Omega$	-11.9	11.7		V
Output Current	$V_o = +/- 4.5\text{ V}$	30			mA
Capacitive Load Drive	30% over shoot	25			pF
POWER SUPPLY					
Operating Range		5	24		V
Quiescent Current per Amplifier		6.0	6.5		mA
Power Supply Rejection Ratio			-120		dB

2-26-02 REV.PrK

PRELIMINARY TECHNICAL DATA

AD8065/66

SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, $R_L = 1\text{k}\Omega$ unless otherwise noted)

Parameter	Conditions	AD8065/66			
		Min	Typ	Max	Units
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	G =+1, $V_o = 0.2\text{Vp-p}$	165			MHz
	G =+2, $V_o = 0.2\text{Vp-p}$	50			MHz
	G =+1, $V_o = 2\text{Vp-p}$	TBD			MHz
Input Overdrive Recovery Time	G=1 -0.5V to 5.5V	200			ns
Bandwidth for 0.1 dB Flatness	$V_o = 0.2\text{Vp-p}$, G=+2	6			MHz
Slew Rate	G =+1, $V_o = 2\text{V Step}$, $R_L = 2\text{k}\Omega$	160			V/ μs
Settling Time to 0.1%	G =+2, $V_o = 2\text{V Step}$	TBD			ns
NOISE/HARMONIC PERFORMANCE					
SFDR	$f_C = 1\text{ MHz}$, G=+2, 2Vpp	-90			dBc
	$f_C = 5\text{ MHz}$, G=+2, 2Vpp	-70			dBc
Third Order Intercept	$f_C = 10\text{MHz}$, $R_l = 100\Omega$	TBD			dBm
Crosstalk, Output to Output	$f = 5\text{ MHz}$, G = +2	TBD			dB
Input Voltage Noise	$f = 10\text{ kHz}$	7			nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$	5			fA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, G = +2, $R_L = 150\Omega$	0.01			%
Differential Phase Error	NTSC, G = +2, $R_L = 150\Omega$	0.02			Degree
DC PERFORMANCE					
Input Offset Voltage		0.1	2.0		mV
	Tmin to Tmax	TBD			mV
Input Offset Voltage Drift		1			$\mu\text{V}/^\circ\text{C}$
Input Bias Current		1			pA
	Tmin to Tmax	TBD			pA
Input Offset Current		1			pA
	Tmin to Tmax	TBD			pA
Open Loop Gain	$V_o = 1$ to 4 V,	116			dB
INPUT CHARACTERISTICS					
Common mode Input Impedance		1000			$\text{G}\Omega$
Differential Input Impedance		4.2			$\text{G}\Omega$
Input Common-Mode Voltage Range	$R_L = 1\text{k}\Omega$	0	2.0		V
Common-Mode Rejection Ratio	$V_{CM} = 0$ to 2V	TBD			dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_L = 1\text{k}\Omega$	0.15	4.9		V
	$R_L = 150\Omega$	0.16	4.84		V
Output Current	$V_o = +0.5\text{V}$ to TBD	30			mA
Capacitive Load Drive	30% over shoot	5			pF
POWER SUPPLY					
Operating Range		5	24		V
Quiescent Current per Amplifier		6.0	6.5		mA
Power Supply Rejection Ratio			-120		dB

2-26-02 REV.PrK