

**This document is not intended for viewing onscreen. It is best viewed when printed and read from paper.**

**Depending on your printer, you may need to select “Shrink to Fit” in the print dialog to ensure that the document prints correctly.**




= Preliminary =

# AK93C65A

# 4096bit Serial CMOS EEPROM

## Features

- ☐ ADVANCED CMOS E<sup>2</sup> PROM TECHNOLOGY
- ☐ READ/WRITE NON-VOLATILE MEMORY
- ☐ WIDE VCC OPERATION ... V<sub>cc</sub> = 1.8V ~ 5.5V
- ☐ 4096 bits, 256 × 16 organization
- ☐ SERIAL INTERFACE
  - Interfaces with popular microcontrollers and standard microprocessors
- ☐ LOW POWER CONSUMPTION
  - 0.5mA max. Read Operation
  - 0.8 μ A max. Standby
- ☐ Automatic address increment (READ)
- ☐ Automatic write cycle time-out with auto-ERASE
- ☐ Busy/Ready status signal
- ☐ Software and Hardware controlled write protection
- ☐ IDEAL FOR LOW DENSITY DATA STORAGE
  - Low cost, space saving, 8-pin package



### Block Diagram

|                     |
|---------------------|
| General Description |
|---------------------|

The AK93C65A is a 4096-bit serial CMOS E<sup>2</sup>PROM divided into 256 registers of 16 bits each. The AK93C65A has 4 instructions such as READ, WRITE, EWEN and EWDS. Those instructions control the AK93C65A.

The AK93C65A can operate full function under wide operating voltage range from 1.8V to 5.5V.

The charge up circuit is integrated for high voltage generation that is used for write operation.

A serial interface of AK93C65A, consisting of chip select (CS), serial clock (SK), data-in (DI) and data-out (DO), can easily be controlled by popular microcontrollers or standard microprocessors.

AK93C65A takes in the write data from data input pin (DI) to a register synchronously with rising edge of input pulse of serial clock pin (SK). And at read operation, AK93C65A takes out the read data from a register to data output pin (DO) synchronously with rising edge of SK.

The DO pin is usually in high impedance state. The DO pin outputs "L" or "H" in case of data output or Busy/Ready signal output.

• Software and Hardware controlled write protection

The AK93C65A has 2 write protection functions. When Vcc is applied to the part, the part automatically powers up in the ERASE/WRITE Disable state. In the ERASE/WRITE disable state, execution of WRITE instruction is disabled. Before WRITE instruction is executed, EWEN instruction must be executed. The ERASE/WRITE enable state continues until EWDS instruction is executed or Vcc is removed from the part.

Execution of a read instruction is independent of both EWEN and EWDS instructions.

The PE is internally pulled up to VCC. If the PE is left unconnected, the part will accept WRITE, EWEN and EWDS instructions.

• Busy/Ready status signal

After a write instruction, the DO output serves as a Busy/Ready status indicator. After the falling edge of the CS initiates the self-timed programming cycle, the DO indicates the Busy/Ready status of the chip if the CS is brought high after a minimum of 250ns (Tcs). DO=logical "0" indicates that programming is still in progress. DO=logical "1" indicates that the register at the address specified in the instruction has been written with the new data pattern contained in the instruction and the part is ready for a next instruction.




The Busy/Ready status indicator is only valid when CS is active (high). When CS is low, the DO output goes into a high impedance state.

The Busy/Ready signal outputs until a start bit (Logic"1") of the next instruction is given to the part.

■ Type of Products

| Model     | Memory size | Temp.Range     | Vcc         | Package            |
|-----------|-------------|----------------|-------------|--------------------|
| AK93C65A  | 4096 bits   | -40 °C ~ 85 °C | 1.8V ~ 5.5V | 8pin Plastic DIP   |
| AK93C65AF | 4096 bits   | -40 °C ~ 85 °C | 1.8V ~ 5.5V | 8pin Plastic SOP   |
| AK93C65AV | 4096 bits   | -40 °C ~ 85 °C | 1.8V ~ 5.5V | 8pin Plastic TSSOP |

## Pin arrangement



| Pin Name | Function           |
|----------|--------------------|
| CS       | Chip Select        |
| SK       | Serial Data Clock  |
| DI       | Serial Data Input  |
| DO       | Serial Data Output |
| PE       | Program Enable     |
| GND      | Ground             |
| Vcc      | Power Supply       |
| NC       | Not Connected      |

(Note) The PE is internally pulled up to VCC (  $R = \text{typ.}2.5\text{M } \Omega$  ,  $V_{CC}=5\text{V}$  ).

## Functional Description

The AK93C65A has 4 instructions such as READ, WRITE, EWEN and EWDS. A valid instruction consists of a Start Bit (Logic"1"), the appropriate Op Code and the desired memory Address location.

The CS pin must be brought low for a minimum of 250ns (Tcs) between each instruction when the instruction is continuously executed.

| Instruction | Start Bit | Op Code | Address  | Data   | Comments   |
|-------------|-----------|---------|----------|--------|--|
| READ        | 1         | 10      | A7-A0    | D15-D0 | Reads data stored in memory, at specified address. |
| WRITE       | 1         | 01      | A7-A0    | D15-D0 | Writes register.                                   |
| EWEN        | 1         | 00      | 11XXXXXX |        | Write enable must precede all programming modes.   |
| EWDS        | 1         | 00      | 00XXXXXX |        | Disables all programming instructions.             |
| WRAL        | 1         | 00      | 01XXXXXX | D15-D0 | Writes all registers.                              |


(Note) • The WRAL instruction are used for factory function test only.

User can't use the WRAL instruction.

• The AK93C65A perceives the start bit in the logic"1" and also "01".

## Write

The write instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the DI pin, the CS pin must be brought low before the next rising edge of the SK clock. This falling edge of the CS initiates the self-timed programming cycle. The DO indicates the Busy/Ready status of the chip if the CS is brought high after a minimum of 250ns (Tcs). DO=logical "0" indicates that programming is still in progress. DO=logical "1" indicates that the register at the address specified in the instruction has been written with the new data pattern contained in the instruction and the part is ready for a next instruction.




## WRITE

## Read

The read instruction is the only instruction which outputs serial data on the DO pin.

Following the Start bit, first Op code and address are decoded, then the data from the selected memory location is available at the DO pin. A dummy bit (logical "0") precedes the 16-bit data from the selected memory location. The output data changes are synchronized with the rising edges of the serial clock (SK).


The data in the next address can be read sequentially by continuing to provide clock. The address automatically cycles to the next higher address after the 16bit data shifted out. When the highest address is reached (\$FF), the address counter rolls over to address \$00 allowing the read cycle to be continued indefinitely.



## READ

## EWEN / EWDS

When Vcc is applied to the part, the part automatically powers up in the ERASE/WRITE Disable state. In the ERASE/WRITE disable state, execution of WRITE instruction is disable. Before WRITE instruction is executed, EWEN instruction must be executed. The ERASE/WRITE enable state continues until EWDS instruction is executed or Vcc is removed from the part. Execution of a read instruction is independent of both EWEN and EWDS instructions.



## EWEN/EWDS

|                          |
|--------------------------|
| Absolute Maximum Ratings |
|--------------------------|

| Parameter                                    | Symbol | Min  | Max     | Unit |
|--|--------|------|---------|------|
| Power Supply                                 | VCC    | -0.6 | +7.0    | V    |
| All Input Voltages<br>with Respect to Ground | VIO    | -0.6 | VCC+0.6 | V    |
| Ambient storage temperature                  | Tst    | -65  | +150    | °C   |

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

|                                 |
|---------------------------------|
| Recommended Operating Condition |
|---------------------------------|

| Parameter                     | Symbol | Min | Max | Unit |
|-------------------------------|--------|-----|-----|------|
| Power Supply                  | VCC    | 1.8 | 5.5 | V    |
| Ambient Operating Temperature | Ta     | -40 | +85 | °C   |

## Electrical Characteristics

## (1) D.C. ELECTRICAL CHARACTERISTICS

(  $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ ,  $-40^\circ\text{C} \leq T_a \leq 85^\circ\text{C}$  , unless otherwise specified )

| Parameter                               | Symbol | Condition  | Min.                | Max.                 | Unit          |
|---|--------|--|---------------------|----------------------|---------------|
| Current Dissipation<br>(WRITE)          | ICC1   | $V_{CC}=5.5\text{V}$ , $t_{SKP}=1\mu\text{s}$ , *1                   |                     | 4.0                  | mA            |
|   | ICC2   | $V_{CC}=1.8\text{V}$ , $t_{SKP}=4\mu\text{s}$ , *1                   |                     | 2.0                  | mA            |
| Current Dissipation<br>(READ,EWEN,EWDS) | ICC3   | $V_{CC}=5.5\text{V}$ , $t_{SKP}=1\mu\text{s}$ , *1                   |                     | 0.5                  | mA            |
|   | ICC4   | $V_{CC}=2.5\text{V}$ , $t_{SKP}=2\mu\text{s}$ , *1                   |                     | 0.2                  | mA            |
|   | ICC5   | $V_{CC}=1.8\text{V}$ , $t_{SKP}=4\mu\text{s}$ , *1                   |                     | 0.1                  | mA            |
| Current Dissipation<br>(Standby)        | ICCSB  | $V_{CC}=5.5\text{V}$ *2  |                     | 0.8                  | $\mu\text{A}$ |
| Input High Voltage                      | VIH1   | $V_{CC}=5\text{V} \pm 10\%$  | 2.0                 | $V_{CC} + 0.5$       | V             |
|   | VIH2   | $2.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                           | $0.8 \times V_{CC}$ | $V_{CC} + 0.5$       | V             |
|   | VIH3   | $1.8\text{V} \leq V_{CC} < 2.5\text{V}$                              | $0.8 \times V_{CC}$ | $V_{CC} + 0.5$       | V             |
| Input Low Voltage                       | VIL1   | $V_{CC}=5\text{V} \pm 10\%$  | - 0.1               | 0.8                  | V             |
|   | VIL2   | $2.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                           | - 0.1               | $0.15 \times V_{CC}$ | V             |
|   | VIL3   | $1.8\text{V} \leq V_{CC} < 2.5\text{V}$                              | - 0.1               | $0.2 \times V_{CC}$  | V             |
| Output High Voltage                     | VOH1   | $V_{CC}=5\text{V} \pm 10\%$<br>$I_{OH}=-0.4\text{mA}$                | 2.2                 |                      | V             |
|   | VOH2   | $2.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OH}=-0.1\text{mA}$ | $0.8 \times V_{CC}$ |                      | V             |
|   | VOH3   | $1.8\text{V} \leq V_{CC} < 2.5\text{V}$<br>$I_{OH}=-0.1\text{mA}$    | $0.8 \times V_{CC}$ |                      | V             |
| Output Low Voltage                      | VOL1   | $V_{CC}=5\text{V} \pm 10\%$<br>$I_{OL}=2.1\text{mA}$                 |                     | 0.4                  | V             |
|   | VOL2   | $2.5\text{V} \leq V_{CC} \leq 5.5\text{V}$<br>$I_{OL}=1.0\text{mA}$  |                     | 0.4                  | V             |
|   | VOL3   | $1.8\text{V} \leq V_{CC} < 2.5\text{V}$<br>$I_{OL}=0.1\text{mA}$     |                     | 0.4                  | V             |
| Input Leakage                           | ILI    | $V_{CC}=5.5\text{V}$ , $V_{IN}=5.5\text{V}$<br>(CS, SK, DI pin)      |                     | $\pm 1.0$            | $\mu\text{A}$ |
| Output Leakage                          | ILO    | $V_{CC}=5.5\text{V}$<br>$V_{OUT}=5.5\text{V}$ , CS=GND               |                     | $\pm 1.0$            | $\mu\text{A}$ |

\*1 :  $V_{IN}=V_{IH}/V_{IL}$ , DO=Open\*2 :  $V_{IN}=V_{CC}/\text{GND}$ , CS=GND, DO=Open




## (2) A.C. ELECTRICAL CHARACTERISTICS


(  $1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$ ,  $-40\text{ }^{\circ}\text{C} \leq T_a \leq 85\text{ }^{\circ}\text{C}$  , unless otherwise specified )

| Parameter                  | Symbol | Condition                                       | Min. | Max. | Unit |
|----------------------------|--------|---|------|------|------|
| SK Cycle Time              | tSKP1  | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$      | 1.0  |      | us   |
|                            | tSKP2  | $2.0\text{V} \leq V_{CC} < 4.5\text{V}$         | 2.0  |      | us   |
|                            | tSKP3  | $1.8\text{V} \leq V_{CC} < 2.0\text{V}$         | 4.0  |      | us   |
| SK Pulse Width             | tSKW1  | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$      | 500  |      | ns   |
|                            | tSKW2  | $2.0\text{V} \leq V_{CC} < 4.5\text{V}$         | 1.0  |      | us   |
|                            | tSKW3  | $1.8\text{V} \leq V_{CC} < 2.0\text{V}$         | 2.0  |      | us   |
| CS Setup Time              | tCSS   |   | 100  |      | ns   |
| CS Hold Time               | tCSH   |   | 0    |      | ns   |
| Data Setup Time            | tDIS   |   | 200  |      | ns   |
| Data Hold Time             | tDIH   |   | 200  |      | ns   |
| Output delay               | tPD1   | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ , *3 |      | 500  | ns   |
|                            | tPD2   | $2.0\text{V} \leq V_{CC} < 4.5\text{V}$ , *3    |      | 1.0  | us   |
|                            | tPD3   | $1.8\text{V} \leq V_{CC} < 2.0\text{V}$ , *3    |      | 2.0  | us   |
| Selftimed Programming Time | tE/W   |   |      | 10   | ms   |
| Min CS Low Time            | tCS    |   | 250  |      | ns   |
| CS to Status Valid         | tSV    | CL=100pF  |      | 500  | ns   |
| CS to Output High-Z        | tOZ1   | $2.0\text{V} \leq V_{CC} \leq 5.5\text{V}$      |      | 100  | ns   |
|                            | tOZ2   | $1.8\text{V} \leq V_{CC} < 2.0\text{V}$         |      | 250  | ns   |


\*3 : CL=100pF



### The Start of Instruction



### The End of Instruction




Busy/Ready Signal Output


## Package Outline

(UNIT:mm)


## ■ AK93C65A . . . 8pinDIP



## ■ AK93C65AF . . . 8pinSOP




## ■ AK93C65AV . . . 8pinTSSOP



( Notice ) These dimension do not include mold flash.


## Marking

## ■ AK93C65A . . . 8pinDIP




- (1) AKM Mark
- (2) Part# (93C65A)
- (3) Datecode(Year)
- (4) Datecode(Week)
- (5) Lot#

## ■ AK93C65AF . . . 8pinSOP



- (1) Pin#1 indication mark
- (2) Part# (93C65A)
- (3) Package type : F = S O P
- (4) Datecode(Year)
- (5) Datecode(Week)
- (6) Lot#(1 or 2 character)

## ■ AK93C65AV . . . 8pinTSSOP



- (1) Pin#1 indication mark
- (2) Part# (93C65A)
- (3) Package type : V = T S S O P
- (4) Datecode(Year)
- (5) Datecode(Week)
- (6) Lot#

#### IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.