



# 74VCXH16374

## LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS

- 3.6V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED :  
 $t_{PD} = 3.0 \text{ ns (MAX.)}$  at  $V_{CC} = 3.0 \text{ to } 3.6V$   
 $t_{PD} = 3.9 \text{ ns (MAX.)}$  at  $V_{CC} = 2.3 \text{ to } 2.7V$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OHI}| = I_{OL} = 24\text{mA (MIN)}$  at  $V_{CC} = 3.0V$   
 $|I_{OHI}| = I_{OL} = 18\text{mA (MIN)}$  at  $V_{CC} = 2.3V$
- OPERATING VOLTAGE RANGE:  
 $V_{CC(OPR)} = 2.3V \text{ to } 3.6V$
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES H16374
- BUS HOLD PROVIDED ON DATA INPUTS
- LATCH-UP PERFORMANCE EXCEEDS 300mA (JESD 17)
- ESD PERFORMANCE:  
HBM > 2000V (MIL STD 883 method 3015); MM > 200V

### DESCRIPTION

The 74VCXH16374 is a low voltage CMOS 16 BIT D-TYPE FLIP-FLOP with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and five-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and very high speed 2.3 to 3.6V applications; it can be interfaced to 3.6V signal environment for both inputs and outputs.

These 16 bit D-TYPE flip-flops are controlled by two clock inputs (nCK) and two output enable inputs (nOE).

On the positive transition of the (nCK), the nQ outputs will be set to the logic state that were setup at the nD inputs.

While the (nOE) input is low, the 8 outputs (nQ) will be in a normal state (HIGH or LOW logic level) and while high level the outputs will be in a high impedance state.

Any output control does not affect the internal operation of flip flops; that is, the old data can be retained or the new data can be entered even while the outputs are off.

Bus hold on data inputs is provided in order to eliminate the need for external pull-up or pull-down resistor.




TSSOP

### ORDER CODES

PACKAGE	TUBE	T & R
TSSOP		74VCXH16374TTR

### PIN CONNECTION




## 74VCXH16374

All inputs and outputs are equipped with protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess voltage.

### INPUT AND OUTPUT EQUIVALENT CIRCUIT



### PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1	1OE	3 State Output Enable Input (Active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	3-State Outputs
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	3-State Outputs
24	2OE	3 State Output Enable Input (Active LOW)
25	2CK	Clock Input
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data Inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data Inputs
48	1CK	Clock Input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive Supply Voltage


### TRUTH TABLE

INPUTS			OUTPUT
OE	CK	D	Q
H	X	X	Z
L	—	X	NO CHANGE*
L	—	L	L
L	—	H	H


X : Don't Care

Z : High Impedance

### IEC LOGIC SYMBOLS



## LOGIC DIAGRAM



This logic diagram has not to be used to estimate propagation delays

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to +4.6	V
$V_I$	DC Input Voltage	-0.5 to +4.6	V
$V_O$	DC Output Voltage (OFF State)	-0.5 to +4.6	V
$V_O$	DC Output Voltage (High or Low State) (note 1)	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	-50	mA
$I_{OK}$	DC Output Diode Current (note 2)	-50	mA
$I_O$	DC Output Current	$\pm 50$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current per Supply Pin	$\pm 100$	mA
$P_D$	Power Dissipation	400	mW
$T_{stg}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

1)  $I_O$  absolute maximum rating must be observed

2)  $V_O < GND$ ,  $V_O > V_{CC}$

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	2.3 to 3.6	V
$V_I$	Input Voltage	-0.3 to 3.6	V
$V_O$	Output Voltage (OFF State)	0 to 3.6	V
$V_O$	Output Voltage (High or Low State)	0 to $V_{CC}$	V
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 3.0$ to 3.6V)	$\pm 24$	mA
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 2.3$ to 2.7V)	$\pm 18$	mA
$T_{op}$	Operating Temperature	-55 to 125	°C
$dt/dv$	Input Rise and Fall Time (note 1)	0 to 10	ns/V


1)  $V_{IN}$  from 0.8V to 2V at  $V_{CC} = 3.0V$

**DC SPECIFICATIONS** ( $2.7V < V_{CC} \leq 3.6V$  unless otherwise specified)

Symbol	Parameter	Test Condition		Value				Unit	
		$V_{CC}$ (V)		-40 to 85 °C		-55 to 125 °C			
				Min.	Max.	Min.	Max.		
$V_{IH}$	High Level Input Voltage	2.7 to 3.6		2.0		2.0		V	
$V_{IL}$	Low Level Input Voltage				0.8		0.8		
$V_{OH}$	High Level Output Voltage	2.7 to 3.6	$I_O=-100 \mu A$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		2.7	$I_O=-12 mA$	2.2		2.2			
		3.0	$I_O=-18 mA$	2.4		2.4			
			$I_O=-24 mA$	2.2		2.2			
$V_{OL}$	Low Level Output Voltage	2.7 to 3.6	$I_O=100 \mu A$		0.2		0.2	V	
		2.7	$I_O=12 mA$		0.4		0.4		
		3.0	$I_O=18 mA$		0.4		0.4		
			$I_O=24 mA$		0.55		0.55		
$I_I$	Input Leakage Current	2.7 to 3.6	$V_I = 0$ to 3.6V		$\pm 5$		$\pm 5$	$\mu A$	
$I_{I(HOLD)}$	Input Hold Current	3.0	$V_I = 0.8V$	75		75		$\mu A$	
			$V_I = 2V$	-75		-75			
		3.6	$V_I = 0$ to 3.6V		$\pm 500$		$\pm 500$		
$I_{off}$	Power Off Leakage Current	0	$V_I$ or $V_O = 0$ to 3.6V		10		10	$\mu A$	
$I_{OZ}$	High Impedance Output Leakage Current	2.7 to 3.6	$V_I = V_{IH}$ or $V_{IL}$ $V_O = 0$ to 3.6V		$\pm 10$		$\pm 10$	$\mu A$	
$I_{CC}$	Quiescent Supply Current	2.7 to 3.6	$V_I = V_{CC}$ or GND		20		20	$\mu A$	
			$V_I$ or $V_O = V_{CC}$ to 3.6V		$\pm 20$		$\pm 20$		
$\Delta I_{CC}$	$I_{CC}$ incr. per Input	2.7 to 3.6	$V_{IH} = V_{CC} - 0.6V$		750		750	$\mu A$	





**TEST CIRCUIT**

TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$ ( $V_{CC} = 3.0$ to $3.6V$ )	6V
$t_{PZL}, t_{PLZ}$ ( $V_{CC} = 2.3$ to $2.7V$ )	$2V_{CC}$
$t_{PZH}, t_{PHZ}$	GND

$C_L = 30 \text{ pF}$  or equivalent (includes jig and probe capacitance)


$R_L = R_1 = 500\Omega$  or equivalent

$R_T = Z_{OUT}$  of pulse generator (typically  $50\Omega$ )


**WAVEFORM SYMBOL VALUES**


Symbol	$V_{CC}$	
	3.0 to 3.6V	2.3 to 2.7V
$V_{IH}$	2.7V	$V_{CC}$
$V_M$	1.5V	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$
$V_Y$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$

**WAVEFORM 1 : nCK TO Qn PROPAGATION DELAYS, nCK MAXIMUM FREQUENCY, Dn TO nCK SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)**



**WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)**




**WAVEFORM 3 : nCK MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle)**

SC14861

## TSSOP48 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.2			0.047
A1	0.05		0.15	0.002		0.006
A2		0.9			0.035	
b	0.17		0.27	0.0067		0.011
c	0.09		0.20	0.0035		0.0079
D	12.4		12.6	0.488		0.496
E		8.1 BSC			0.318 BSC	
E1	6.0		6.2	0.236		0.244
e		0.5 BSC			0.0197 BSC	
K	0°		8°	0°		8°
L	0.50		0.75	0.020		0.030



7065588C

<b>Tape &amp; Reel TSSOP48 MECHANICAL DATA</b>
--

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			30.4			1.197
Ao	8.7		8.9	0.343		0.350
Bo	13.1		13.3	0.516		0.524
Ko	1.5		1.7	0.059		0.067
Po	3.9		4.1	0.153		0.161
P	11.9		12.1	0.468		0.476



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>