




512K×8/256K×16 CMOS Flash EEPROM

Preliminary information


Features

- Organization: 512K×8 or 256K×16
- Sector architecture
 - One 16K; two 8K; one 32K; and seven 64K byte sectors
 - Boot code sector architecture—T (top) or B (bottom)
 - Erase any combination of sectors or full chip
- Single $5.0 \pm 0.5V$ power supply for read/write operations
- Sector protection
- High speed 55/70/90/120/150 ns address access time
- Automated on-chip programming algorithm
 - Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
 - Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware $\overline{RESET}$ pin
 - Resets internal state machine to read mode
- Low power consumption
 - 35 mA maximum read current
 - 60 mA maximum program current
 - 1 μA typical standby current ($\overline{RESET} = 0$)
- JEDEC standard software, packages and pinouts
 - 48-pin TSOP
 - 44-pin SO
- Detection of program/erase cycle completion
 - DQ7 $\overline{DATA}$ polling
 - DQ6 toggle bit
 - RY/BY output
- Erase suspend/resume
 - Supports reading data from or programming data to a sector not being erased
- Low V_{CC} write lock-out below 3.2V

Logic block diagram



Pin arrangement



Selection guide

		29F400-55	29F400-70	29F400-90	29F400-120	29F400-150	Unit
Maximum access time	t_{AA}	55	70	90	120	150	ns
Maximum chip enable access time	t_{CE}	55	70	90	120	150	ns
Maximum output enable access time	t_{OE}	25	30	35	50	55	ns



Functional description

The AS29F400 is a 4 megabit, 5 volt only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. For flexible erase and program capability, the 4 megabits of data is divided into 11 sectors: one 16K byte, two 8K byte, one 32K byte, and seven 64K byte. The $\times 8$ data appears on DQ0–DQ7; the $\times 16$ data appears on DQ0–DQ15. The AS29F400 is offered in JEDEC standard 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29F400 offers access times of 55/70/90/120/150 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable ($\overline{CE}$), write enable ($\overline{WE}$), and output enable ($\overline{OE}$) controls. Word mode ($\times 16$ output) is selected by $\overline{BYTE} = \text{High}$ and Byte mode ($\times 8$ output) is selected by $\overline{BYTE} = \text{Low}$.

The AS29F400 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the device to boot from either the top (AS29F400T) or bottom (AS29F400B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.0 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the eleven sectors. The device provides true background erase with Erase Suspend, which puts erase operations on hold to either read data from or program data to a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29F400 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte/word at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes/words in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 5.0V power supply operation for read, write, and erase functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The $\overline{RY}/\overline{BY}$ pin, $\overline{DATA}$ polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed. DQ2 indicates which sectors are being erased.

The AS29F400 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on $\overline{OE}$, $\overline{CE}$, or $\overline{WE}$. $\overline{CE}$ and $\overline{WE}$ must be logical zero and $\overline{OE}$ a logical one to initiate write commands.

When the device's hardware $\overline{RESET}$ pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the $\overline{RESET}$ pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29F400 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes/words are programmed one at a time using EPROM programming mechanism of hot electron injection.



Operating modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A0	A1	A6	A9	$\overline{RESET}$	DQ
ID read MFR code	L	L	H	L	L	L	V _{ID}	H	Code
ID read device code	L	L	H	H	L	L	V _{ID}	H	Code
Read	L	L	H	A0	A1	A6	A9	H	D _{OUT}
Standby	H	X	X	X	X	X	X	H	High Z
Output disable	L	H	H	X	X	X	X	H	High Z
Write	L	H	L	A0	A1	A6	A9	H	D _{IN}
Enable sector protect	L	V _{ID}	Pulse/L	L	H	L	V _{ID}	H	X
Sector unprotect	L	V _{ID}	Pulse/L	L	H	H	V _{ID}	H	X
Verify sector protect	L	L	H	L	H	L	V _{ID}	H	Code
Temporary sector unprotect	X	X	X	X	X	X	X	V _{ID}	X
Hardware Reset	X	X	X	X	X	X	X	L	High Z

L = Low (<V_{IL}); H = High (>V_{IH}); V_{ID} = 12.0 ± 0.5V; X = don't care; In ×16 mode, $\overline{BYTE}$ = V_{IH}. In ×8 mode, $\overline{BYTE}$ = V_{IL} and DQ8–14 is High Z with DQ15 = A-1(X).

Mode definitions

Item	Description
ID MFR code, device code	Selected by A9 = V _{ID} (11.5–12.5V), $\overline{CE} = \overline{OE} = A1 = A6 = L$, enabling outputs. When A0 is low (V _{IL}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (V _{IH}), D _{OUT} represents the device code for the 29F400.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$. Data is valid in t _{ACC} time after addresses are stable, t _{CE} after $\overline{CE}$ is low and t _{OE} after $\overline{OE}$ is low.
Standby	Selected with $\overline{CE} = H$. Part is powered down, and I _{CC} reduced to <1.0 mA for TTL input levels and <100 µA for CMOS levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with $\overline{OE}$ pulled high.
Write	Selected with $\overline{CE} = \overline{WE} = L$, $\overline{OE} = H$. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{WE}$ or $\overline{CE}$, whichever occurs later. Data latching occurs on the rising edge $\overline{WE}$ or $\overline{CE}$, whichever occurs first. Filters on $\overline{WE}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection using external programming equipment.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–17 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply +12V to $\overline{RESET}$ to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of +12V from $\overline{RESET}$.



Item	Description
$\overline{\text{RESET}}$	Resets the internal state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = \text{L}$, data may be corrupted.
Deep power down	Hold $\overline{\text{RESET}}$ low to enter deep power down mode ($<1 \mu\text{A CMOS}$). Recovery time to active mode is $1.5 \mu\text{s}$.

Flexible sector architecture

Sector	Bottom boot sector architecture (AS29F400B)			Top boot sector architecture (AS29F400T)		
	$\times 8$	$\times 16$	Size (Kbytes)	$\times 8$	$\times 16$	Size (Kbytes)
0	00000h–03FFFh	00000h–01FFFh	16	00000h–0FFFFh	00000h–07FFFh	64
1	04000h–05FFFh	02000h–02FFFh	8	10000h–1FFFFh	08000h–0FFFFh	64
2	06000h–07FFFh	03000h–03FFFh	8	20000h–2FFFFh	10000h–17FFFh	64
3	08000h–0FFFFh	04000h–07FFFh	32	30000h–3FFFFh	18000h–1FFFFh	64
4	10000h–1FFFFh	08000h–0FFFFh	64	40000h–4FFFFh	20000h–27FFFh	64
5	20000h–2FFFFh	10000h–17FFFh	64	50000h–5FFFFh	28000h–2FFFFh	64
6	30000h–3FFFFh	18000h–1FFFFh	64	60000h–6FFFFh	30000h–37FFFh	64
7	40000h–4FFFFh	20000h–27FFFh	64	70000h–77FFFh	38000h–3BFFFh	32
8	50000h–5FFFFh	28000h–2FFFFh	64	78000h–79FFFh	3C000h–3CFFFh	8
9	60000h–6FFFFh	30000h–37FFFh	64	7A000h–7BFFFh	3D000h–3DFFFh	8
10	70000h–7FFFFh	38000h–3FFFFh	64	7C000h–7FFFFh	3E000h–3FFFFh	16

In word mode, there are one 8K word, two 4K word, one 16K word, and seven 32K word sectors. Address range is A17–A-1 if $\text{BYTE} = \text{V}_{\text{IL}}$; address range is A17–A0 if $\text{BYTE} = \text{V}_{\text{IH}}$.

ID Sector address table

Sector	Bottom boot sector address (AS29F400B)						Top boot sector address (AS29F400T)					
	A17	A16	A15	A14	A13	A12	A17	A16	A15	A14	A13	A12
0	0	0	0	0	0	X	0	0	0	X	X	X
1	0	0	0	0	1	0	0	0	1	X	X	X
2	0	0	0	0	1	1	0	1	0	X	X	X
3	0	0	0	1	X	X	0	1	1	X	X	X
4	0	0	1	X	X	X	1	0	0	X	X	X
5	0	1	0	X	X	X	1	0	1	X	X	X
6	0	1	1	X	X	X	1	1	0	X	X	X
7	1	0	0	X	X	X	1	1	1	0	X	X
8	1	0	1	X	X	X	1	1	1	1	0	0
9	1	1	0	X	X	X	1	1	1	1	0	1
10	1	1	1	X	X	X	1	1	1	1	1	X



READ codes

Mode		A17–A12	A6	A1	A0	Code
MFR code (Alliance Semiconductor)		X	L	L	L	52h
Device code	×8 T boot	X	L	L	H	23h
	×8 B boot	X	L	L	H	ABh
	×16 T boot	X	L	L	H	22 23h
	×16 B boot	X	L	L	H	22ABh
Sector protection		Sector address	L	H	L	01h protected 00h unprotected

Key: L =Low (<V_{IL}); H = High (>V_{IH}); X =Don't care; T = top; B = bottom

Command format

Command sequence	Required bus cycles	1st bus write cycle		2nd bus write cycle		3rd bus write cycle		4th bus write cycle		5th bus write cycle		6th bus write cycle	
		Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Reset/Read	1	XXXXh	F0h	Read Address	Read Data								
Reset/Read	×16	5555h	AAh	2AAAh	55h	5555h	F0h	Read Address	Read Data				
	×8	AAAAh		5555h		AAAAh							
Autoselect D Read	×16	5555h	AAh	2AAAh	55h	5555h	90h	01h Device code	2223h (T) 22ABh (B)				
	×8	AAAAh		5555h		AAAAh			23h (T) ABh (B)				
	×16/×8							00h MFR code	52h				
								XXX02h Sector protection	01 = protected 00 = unprotected				
Program	×16	5555h	AAh	2AAAh	55h	5555h	A0h	Program Address	Program Data				
	×8	AAAAh		5555h		AAAAh							
Chip Erase	×16	5555h	AAh	2AAAh	55h	5555h	80h	5555h	AAh	2AAAh	55h	5555h	10h
	×8	AAAAh		5555h		AAAAh				5555h		AAAAh	
Sector Erase	×16	5555h	AAh	2AAAh	55h	5555h	80h	5555h	AAh	2AAAh	55h	Sector Address	30h
	×8	AAAAh		5555h		AAAAh				5555h			
Sector Erase Suspend	1	XXXXh	B0h										
Sector Erase Resume	1	XXXXh	30h										

- 1 Bus operations defined in "Mode definitions," on page 3.
- 2 Reading from and programming to non-erasing sectors allowed in Erase Suspend mode.
- 3 Address bit A15 = X = Don't care for all address commands except Program Address and Sector Address.
- 4 Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address.
- 5 Address bit A17 = X = Don't care for all address commands except Program Address and Sector Address.
- 6 System should generate address patterns: ×16 mode - 5555h or 2AAAh to addresses A0–A14; ×8 mode - AAAAh or 5555h to addresses A-1–A14.



Command definitions

Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered. Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
ID Read	AS29F400 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +12V on A9. AS29F400 also contains an ID Read command to read the device code with only +5V, since multiplexing +12V on address lines is generally undesirable. Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XXX00h to return MFR code. Follow ID Read command sequence with a read sequence from address XXX01h to return device code. To verify write protect status on sectors, read address XXX02h. Sector addresses A17–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector. Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding $\overline{\text{RESET}}$ low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 μs after $\overline{\text{RESET}}$ is driven low. $\text{RY}/\overline{\text{BY}}$ remains low until the $\overline{\text{RESET}}$ operation is completed. After $\overline{\text{RESET}}$ is set high, there is a delay of 1.5 μs for the device to permit read operations.
Byte/word Programming	Programming the AS29F400 is a four bus cycle operation performed on a byte-by-byte or word-by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is last; data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is first. The AS29F400's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin. Check programming status by sampling data on the $\overline{\text{DATA}}$ polling (DQ7), toggle bit (DQ6), or $\text{RY}/\overline{\text{BY}}$ pin. The AS29F400 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation. The AS29F400 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location. AS29F400 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in either DQ5 = 1 (exceeded programming time limits) or success according to $\overline{\text{DATA}}$ polling; reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a Reset command returns the device to read mode.
Chip Erase	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command. Chip erase does not require logical 0s to be written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F400 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29F200 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.



Item	Description
Sector Erase	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Identify the sector to be erased by addressing any location in the sector. The address is latched on the falling edge of $\overline{WE}$; the command, 30h is latched on the rising edge of $\overline{WE}$. The sector erase operation begins after a 80 μs time-out.
	To erase multiple sectors, write the Sector Erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be <80 μs, or the AS29F400 ignores the command and erasure begins. During the 80 μs time-out period any falling edge of $\overline{WE}$ resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out period resets the AS29F400 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.
	The entire array need not be written with 0s prior to erasure. AS29F400 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F400 requires no CPU control or timing signals during sector erase operations.
	Automatic sector erase begins after 80 μs time-out from the last rising edge of $\overline{WE}$ from the sector erase command stream and ends when the $\overline{DATA}$ polling (DQ7) is logical 1. $\overline{DATA}$ polling address must be performed on addresses that fall within the sectors being erased. AS29F400 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.
Erase Suspend	Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.
	AS29F400 ignores any commands during erase suspend other than Read/Reset, Program or Erase Resume commands. Writing the Erase Resume Command continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands.
	AS29F400 takes 0.1–1.5 μs to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/$\overline{BY}$. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F400 ignores redundant writes of Erase Suspend.
	While in erase-suspend mode, AS29F400 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase, treated as standard read or standard programming mode. AS29F400 defaults to erase-suspend-read mode while an erase operation has been suspended.
Sector Protect	Write the Resume command 30h to continue operation of sector erase. AS29F400 ignores redundant writes of the Resume command. AS29F400 permits multiple suspend/resume operations during sector erase.
	When attempting to write to a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <1 μs. When attempting to erase a protected sector, $\overline{DATA}$ polling and Toggle Bit 1 (DQ6) are activated for about <5 μs. In both cases, the device returns to read mode without altering the specified sectors.
Ready/Busy	RY/$\overline{BY}$ indicates whether an automated on-chip algorithm is in progress (RY/$\overline{BY}$ = low) or completed (RY/$\overline{BY}$ = high). The device does not accept Program/Erase commands when RY/$\overline{BY}$ = low. RY/$\overline{BY}$ = high when device is in erase suspend mode. RY/$\overline{BY}$ is an open drain output, enabling multiple RY/$\overline{BY}$ pins to be tied in parallel with a pull up resistor to V_{CC}.



Status operations

$\overline{\text{DATA}}$ polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase algorithm).
Toggle bit 1 (DQ6)	Active during automated on-chip algorithms or sector time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for $<1 \mu\text{s}$ during writes, and $<5 \mu\text{s}$ during erase (if all selected sectors are protected); in both cases, data is unaffected.
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). $\overline{\text{DATA}}$ polling remains active; $\overline{\text{CE}}$ powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors); during byte programming, that particular byte is defective. Attempting to program 0 to 1 will set DQ5 = 1.
Sector erase timer (DQ3)	Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each Sector Erase command to verify that the command was accepted.
Toggle bit 2 (DQ2)	During sector erase, DQ2 toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

Write operation status

Status		DQ7	DQ6	DQ5	DQ3	DQ2	RY/ $\overline{\text{BY}}$	
In progress	Auto programming (byte/word)	$\overline{\text{DQ7}}$	Toggle	0	0	No toggle	0	
	Program/erase in auto erase	0	Toggle	0	1	Toggle [†]	0	
	Erase suspend mode	Read erasing sector	1	No toggle	0	0	Toggle	1
		Read non-erasing sector	Data	Data	Data	Data	Data	1
		Program in erase suspend	$\overline{\text{DQ7}}$	Toggle	0	0	Toggle [†]	0
Exceeded time limits	Auto programming (byte/word)	$\overline{\text{DQ7}}$	Toggle	1	0	No toggle	0	
	Program/erase in auto erase	0	Toggle	1	1	Toggle [‡]	0	
	Program in erase suspend	$\overline{\text{DQ7}}$	Toggle	1	0	Toggle [‡]	0	


[†]Toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ only for erasing or erase suspended sector addresses.

[‡]Toggles only if DQ5 = 1 and address applied is within sector that exceeded timing limits.


DQ8–DQ15 = Don't care in $\times 16$ mode.




Automated on-chip programming algorithm




Program command sequence
×16 mode (address/command):




Automated on-chip erase algorithm




Chip erase command sequence
×16 mode (address/command):



Sector erase command sequence
×16 mode (address/command):




Optional multiple
sector erase commands[†]



[†] The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




DATA polling algorithm



† VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.

‡ DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

Toggle bit algorithm



† DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.




DC electrical characteristics

 $V_{CC} = 5.0 \pm 0.5V$


Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC\ MAX}$	-	± 1	μA
A9 Input load current	I_{LIT}	$V_{CC} = V_{CC\ MAX}$, A9 = 12.5V		90	μA
Output leakage current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC\ MAX}$	-	± 1	μA
Output short circuit current ¹	I_{OS}	$V_{OUT} = 0.5V$	-	200	mA
Active current, read @ 6MHz ²	I_{CC}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	-	35	mA
Active current, program/erase ³	I_{CC2}	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$	-	60	mA
Standby current (TTL)	I_{SB1}	$\overline{CE} = \overline{OE} = V_{IH}$, $V_{CC} = V_{CC\ MAX}$, $\overline{RESET} = V_{IH}$	-	1.0	mA
Standby current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC} + 0.5V$, $\overline{OE} = V_{IH}$, $V_{CC} = V_{CC\ MAX}$, $\overline{RESET} = V_{CC} \pm 0.5V$	-	100	μA
Deep power down current	I_{SB3}	$\overline{RESET} = V_{SS} \pm 0.3V$	-	5.0	μA
Input low voltage	V_{IL}		-0.5	0.8	V
Input high voltage	V_{IH}		2.0	$V_{CC} + 0.5$	V
Output low voltage	V_{OL}	$I_{OL} = 5.8mA$, $V_{CC} = V_{CC\ MIN}$	-	0.45	V
Output high voltage	V_{OH1}	$I_{OH} = -2.5\ mA$, $V_{CC} = V_{CC\ MIN}$	2.4	-	V
	V_{OH2}	$I_{OH} = -100\ \mu A$, $V_{CC} = V_{CC\ MIN}$	$V_{CC} - 0.4$	-	V
Low V_{CC} lock out voltage	V_{LKO}		3.2	4.2	V
Input HV select voltage	V_{ID}		11.5	12.5	V

- 1 Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. $V_{OUT} = 0.5V$ was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)
- 2 The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with $\overline{OE}$ at V_{IH} .
- 3 I_{CC} active while program or erase operations are in progress.

Maximum negative overshoot waveform



Maximum positive overshoot waveform






AC parameters: read cycle

			-55		-70		-90		-120		-150		Unit
JEDEC Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{RC}	Read cycle time	55	-	70	-	90	-	120	-	150	-	ns
t_{AVQV}	t_{ACC}	Address to output delay	-	55	-	70	-	90	-	120	-	150	ns
t_{ELQV}	t_{CE}	Chip enable to output	-	55	-	70	-	90	-	120	-	150	ns
t_{GLQV}	t_{OE}	Output enable to output	-	25	-	30	-	35	-	50	-	55	ns
t_{EHQZ}	t_{DF}	Chip enable to output High Z	-	15	-	20	-	20	-	30	-	35	ns
t_{GHQZ}	t_{DF}	Output enable to output High Z	-	15	-	20	-	20	-	30	-	35	ns
t_{AXQX}	t_{OH}	Output hold time from addresses, first occurrence of $\overline{CE}$ or $\overline{OE}$	0	-	0	-	0	-	0	-	0	-	ns
	$t_{ELFL/ELFH}$	$\overline{CE}$ to $\overline{BYTE}$ transition low/high	-	5	-	5	-	5	-	5	-	5	ns
t_{PHQV}	t_{PWH}	$\overline{RESET}$ high to output delay	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	μ s
	t_{BDEL}	$\overline{BYTE}$ switching to valid data	-	55	-	70	-	90	-	120	-	150	ns
	t_{FLQZ}	$\overline{BYTE}$ low to DQ8–DQ15 tri-state	25	-	30	-	35	-	50	-	55	-	ns

Key to switching waveforms

Rising input
 Falling input
 Undefined output/don't care

Read waveform






AC parameters — write cycle

 $\overline{\text{WE}}$ controlled

			-55		-70		-90		-120		-150		Unit
JEDEC Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{WC}	Write cycle time	55	-	70	-	90	-	120	-	150	-	ns
t_{AVWL}	t_{AS}	Address setup time	0	-	0	-	0	-	0	-	0	-	ns
t_{WLAX}	t_{AH}	Address hold time	40	-	45	-	45	-	50	-	50	-	ns
t_{DVWH}	t_{DS}	Data setup time	25	-	30	-	45	-	50	-	50	-	ns
t_{WHDX}	t_{DH}	Data hold time	0	-	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time	0	-	0	-	0	-	0	-	0	-	ns
	t_{OEHL}	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	10	-	ns
	t_{READY}	$\overline{\text{RESET}}$ pin low to read mode	20	-	20	-	20	-	20	-	20	-	μs
	t_{RP}	$\overline{\text{RESET}}$ pulse	500	-	500	-	500	-	500	-	500	-	ns
t_{GHWL}	t_{GHWL}	Read recover time before write	0	-	0	-	0	-	0	-	0	-	ns
t_{ELWL}	t_{CS}	$\overline{\text{CE}}$ setup time	0	-	0	-	0	-	0	-	0	-	ns
t_{WHEH}	t_{CH}	$\overline{\text{CE}}$ hold time	0	-	0	-	0	-	0	-	0	-	ns
t_{WLWH}	t_{WP}	Write pulse width	35	-	35	-	45	-	50	-	55	-	ns
t_{WHWL}	t_{WPH}	Write pulse width high	20	-	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming time	15	-	15	-	15	-	15	-	15	-	μs
t_{WHWH2}	t_{WHWH2}	Erase time	0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform

 $\overline{\text{WE}}$ controlled




AC parameters—write cycle 2

 $\overline{\text{CE}}$ controlled

			-55		-70		-90		-120		-120		Unit
JEDEC Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVAV}	t_{WC}	Write cycle time	55	-	70	-	90	-	120	-	150	-	ns
t_{AVEL}	t_{AS}	Address setup time	0	-	0	-	0	-	0	-	0	-	ns
t_{ELAX}	t_{AH}	Address hold time	40	-	45	-	45	-	50	-	50	-	ns
t_{DVEH}	t_{DS}	Data setup time	25	-	30	-	45	-	50	-	50	-	ns
t_{EHDX}	t_{DH}	Data hold time	0	-	0	-	0	-	0	-	0	-	ns
	t_{OES}	Output enable setup time	0	-	0	-	0	-	0	-	0	-	ns
	t_{OEHL}	Output enable hold time: Read	0	-	0	-	0	-	0	-	0	-	ns
	t_{OEHL}	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	10	-	ns
t_{GHEL}	t_{GHEL}	Read recover time before write	0	-	0	-	0	-	0	-	0	-	ns
t_{WLEL}	t_{WS}	$\overline{\text{WE}}$ setup time	0	-	0	-	0	-	0	-	0	-	ns
t_{EHWL}	t_{WH}	$\overline{\text{WE}}$ hold time	0	-	0	-	0	-	0	-	0	-	ns
t_{ELEH}	t_{CP}	$\overline{\text{CE}}$ pulse width	35	-	35	-	45	-	50	-	55	-	ns
t_{EHEL}	t_{CPH}	$\overline{\text{CE}}$ pulse width high	20	-	20	-	20	-	20	-	20	-	ns
t_{WHWH1}	t_{WHWH1}	Programming time	15	-	15	-	15	-	15	-	15	-	μs
t_{WHWH2}	t_{WHWH2}	Erase time	0.3	-	0.3	-	0.3	-	0.3	-	0.3	-	sec


Write waveform 2

 $\overline{\text{CE}}$ controlled




Erase waveform


×16 mode only




RESET waveform



RY/BY waveform




DATA polling waveform





Toggle bit waveform



Erase and programming performance


Parameter	Limits			Unit
	Min	Typical	Max	
Sector erase and verify-1 time (excludes 00h programming prior to erase)	-	1.0	-	sec
Word programming time	-	15	-	μ s
Byte program time	-	15	-	μ s
Chip programming time	-	2.5	-	sec
Erase program cycles	-	-	10,000	cycles

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, $\overline{OE}$, and $\overline{RESET}$ pin	-1.0	+13.0	V
Input voltage with respect to V_{SS} on all DQ, address and control pins	-1.0	$V_{CC}+1.0$	V
Current	-100	+100	mA

Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0V$, one pin at a time.

AC test conditions





Recommended operating conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	+4.5	5.0	+5.5	V
	V_{SS}	0	0	0	V
Input voltage	V_{IH}	2.0	-	$V_{CC} + 0.5$	V
	V_{IL}	-0.5	-	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V_{IN}	-2.0	+7.0	V
Input voltage (A9 pin, $\overline{OE}$, $\overline{RESET}$)	V_{IN}	-2.0	+13.0	V
Power supply voltage	V_{CC}	-0.5	+5.5	V
Operating temperature	T_{OPR}	-55	+125	°C
Storage temperature (plastic)	T_{STG}	-65	+125	°C
Short circuit output current	I_{OUT}	-	200	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TSOP pin capacitance

Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

SO pin capacitance


Symbol	Parameter	Test setup	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

Data retention



Parameter	Temp.(°C)	Min	Unit
Minimum pattern data retention time	150°	10	years
	125°	20	years



Package dimensions



48-pin TSOP		
	min (mm)	max (mm)
a	—	1.20
b	—	0.25
c	0.5	0.7
d	0.1	0.21
e	18.30	18.50
f	19.80	20.20
g	11.90	12.10
h	0.95	1.05
i	0.05	0.15
j	—	0.50



44-pin SO		
	min (mm)	max (mm)
m	28.00	28.40
n	0.35	0.50
o	0.10	0.35
p	2.17	2.45
q	—	2.80
r	1.27	—
s	13.10	13.50
t	15.70	16.30
u	0.06	1.00
w	0.10	0.21



AS29F400 ordering codes

Package \ Access Time	55ns (commercial only)	70 ns (commercial/industrial)	90 ns (commercial/industrial)	120 ns (commercial/industrial)	150 ns (commercial/industrial)
TSOP, 12×20 mm, 48-pin	AS29F400B-55TC	AS29F400B-70TC AS29F400B-70TI	AS29F400B-90TC AS29F400B-90TI	AS29F400B-120TC AS29F400B-120TI	AS29F400B-150TC AS29F400B-150TI
	AS29F400T-55TC	AS29F400T-70TC AS29F400T-70TI	AS29F400T-90TC AS29F400T-90TI	AS29F400T-120TC AS29F400T-120TI	AS29F400T-150TC AS29F400T-150TI
SO, 600 mil wide, 44-pin	AS29F400B-55SC	AS29F400B-70SC AS29F400B-70SI	AS29F400B-90SC AS29F400B-90SI	AS29F400B-120SC AS29F400B-120SI	AS29F400B-150SC AS29F400B-150SI
	AS29F400T-55SC	AS29F400T-70SC AS29F400T-70SI	AS29F400T-90SC AS29F400T-90SI	AS29F400T-120SC AS29F400T-120SI	AS29F400T-150SC AS29F400T-150SI

AS29F400 part numbering system

AS29F	400	X	—XXX	X	X
Flash EEPROM prefix	Device number	B (bottom) or T (top) boot block	Address access time	Package: S= SO T= TSOP	Temperature range: C = Commercial: 0°C to 70°C I = Industrial: -40°C to 85°C



Representatives and sales offices

DOMESTIC REPS

ALABAMA

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

ARKANSAS

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

CALIFORNIA

North:
Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

South:

Action Technical Sales
2137 Newcastle Avenue
Cardiff, CA 92007-1824
(619) 634-1488

Competitive Technology
16253 Laguna Canyon Road
Suite #160
Irvine, CA 92718.
(714) 450-0170

COLORADO

Technology Sales
1720 South Bellaire Street
Suite #910
Denver, CO 80222
(303) 692-8835

CONNECTICUT

Kitchen & Kutchin Associates
154 State St.
North Haven, CT 06473
(203) 239-0212

DELAWARE

Electro Tech
621 E. Germantown Pike,
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

FLORIDA

Micro-Electronic Components Corp.
400 Fairway Drive, Suite #107
Deerfield Beach, FL 33441
(954) 426-8944

Micro-Electronic Components Corp.
822 Riverbend Blvd.
Longwood, FL 32779
(407) 682-9602

Micro-Electronic Components Corp.
10637 Harborside Drive, North
Largo, FL 34643
(813) 393-5011

GEORGIA

Concord Component Reps
6825 Jimmy Carter Blvd. 1303
Norcross, GA 30071
(770) 416-9597

HAWAII

Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

IDAHO

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

ILLINOIS

El-Mech
3511 N. Cicero Avenue
Chicago, IL 60641
(312) 794-9100

CenTech
3751 Pennridge Dr., Suite #107
Bridgeton, MO 63044
(314) 291-4230

INDIANA

CC Electro Sales
1843 N. Meridian Street
Indianapolis, IN 46202-1411
(317) 921-5000

KANSAS

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

KENTUCKY

CC Electro Sales
1843 N. Meridian Street
Indianapolis, IN 46202-1411
(317) 921-5000

LOUISIANA

Southern States Marketing
13831 NW Freeway, Suite #151
Houston, TX 77040
(713) 895-8533

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

MAINE

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

MARYLAND

Chesapeake Technology
3905 National Drive, Suite #425
Burtionsville, MD 20866
(301) 236-0530

MASSACHUSETTS

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

MICHIGAN

Enco Group
799 Industrial Court
Bloomfield Hills, MI 48302
(810) 338-8600

MINNESOTA

D.A. Case Associates
4620 W. 77th Street Suite #250
Minneapolis, MN 55435
(612) 831-6777

MISSOURI

CenTech
3751 Pennridge Dr., Suite #107
Bridgeton, MO 63044
(314) 291-4230

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

MISSISSIPPI

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

MONTANA

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

NEBRASKA

CenTech
10312 East 63rd Terrace
Raytown, MO 64133
(816) 358-8100

NEVADA

Brooks Technical Group
883 N. Shoreline Blvd.
Mountain View, CA 94043
(415) 960-3880

NEW HAMPSHIRE

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

NEW JERSEY

ERA Associates
354 Veterans Memorial Hwy
Commack, NY 11725
(800) 645-5500

Electro Tech
621 E. Germantown Pike
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

NEW YORK

ERA Associates
354 Veterans Memorial Hwy
Commack, NY 11725
(516) 543-0510

Tri-Tech Electronics
1043 Front Street
Binghamton, NY 13905
(607) 722-3580

Tri-Tech Electronics
349 W. Commercial Street
Suite #2585
East Rochester, NY 14445
(716) 385-6500

NORTH CAROLINA

Concord Component Reps
10608 Dunhill Terrace
Raleigh, NC 27615
(919) 846-3441

NORTH DAKOTA

D.A. Case Associates
4620 W. 77th Street Suite #250
Minneapolis, MN 55435
(612) 831-6777

OHIO

Midwest Marketing Associates
5001 Mayfield Road Suite #319
Lyndhurst, OH 44124
(216) 381-8575

Midwest Marketing Associates
30 Marco Lane
Dayton, OH 45458
(513) 433-2511

OKLAHOMA

Southern States Marketing
1702 N. Collins Blvd., Suite #250
Richardson, TX 75080
(214) 238-7500

OREGON

ES/Chase
6655 SW Hampton, Suite #120
Tigard, OR 97223
(503) 684-8500

PENNSYLVANIA

Electro Tech
621 E. Germantown Pike
Suite #202
Norristown, PA 19401-2454
(610) 272-2125

Midwest Marketing Associates
5001 Mayfield Road Suite #319
Lyndhurst, OH 44124
(216) 381-8575

RHODE ISLAND

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

SOUTH CAROLINA

Concord Component Reps
10608 Dunhill Terrace
Raleigh, NC 27615
(919) 846-3441

SOUTH DAKOTA

D.A. Case Associates
4620 W. 77th Street
Suite #250
Minneapolis, MN 55435
(612) 831-6777

TENNESSEE

Concord Component Reps
190 Lime Quarry, Suite #102
Madison, AL 35758
(205) 772-8883

TEXAS

Southern States Marketing
400 Anderson Lane
Suite #118
Austin, TX 78752
(512) 835-5822

Southern States Marketing
13831 NW Freeway
Suite #151
Houston, TX 77040
(713) 895-8533

Southern States Marketing
1702 N. Collins Blvd.
Suite #250
Richardson, TX 75080
(214) 238-7500

UTAH

Charles Fields & Associates
103 East 650 North
Bountiful, UT 84010
(801) 299-8228

VERMONT

Kitchen & Kutchin Associates
87 Cambridge Street
Burlington, MA 01803
(617) 229-2660

VIRGINIA

Chesapeake Technology
3905 National Drive
Suite #425
Burtionsville, MD 20866
(301) 236-0530

WASHINGTON

ES/Chase
12025 115th Avenue NE
Suite #200
Kirkland, WA 98034
(206) 823-9535

WEST VIRGINIA

Chesapeake Technology
3905 National Drive
Suite #425
Burtionsville, MD 20866
(301) 236-0530

WISCONSIN

D.A. Case Associates
4620 W. 77th Street
Suite #250
Minneapolis, MN 55435
(612) 831-6777

WYOMING

Technology Sales
1720 South Bellaire Street
Suite #910
Denver, CO 80222
(303) 692-8835

INTERNATIONAL REPS

AUSTRALIA

ACD
14 Melrich Road, Unit 1
Bayswater, Victoria 3153
+61-3-9762-7644

R&D Electronics
4 Plane Tree Avenue
Dingley, Victoria 3172
+61-3-9558-0444

CANADA

J-Squared Technologies
4170 Still Creek Dr. Suite #200
Burnaby, British Columbia
V5C 6C6
(604) 473-4666

J-Squared Technologies
2723 37th Avenue NE
Suite #206
Calgary, Alberta T1Y 5R8
(403) 291-6755

J-Squared Technologies
300 March Road, Wuite 501
Kanata, Ontario K2K 2E2
(613) 592-9540

J-Squared Technologies
3395 American Dr.
Bldg. 306 Unit 2
Mississauga, Ontario L4V 1T4
(905) 672-2030

J-Squared Technologies
100 Alexis Nihon, Suite #960
St. Laurent, Quebec H4M 4P5
(514) 747-1211

EUROPE

Brit Comp Sales Ltd.
1 Brooklands Road
Weybridge, Surrey
KIT13 0SD England
+44-1932 347077
+44-1932 346256
Munich, Germany
+49-894488496
Athismons, France
+33-1-69387678

interACTIVE
Epos House
263 Heage Road
Ripley, Derbyshire
DE5 3GH England
+44-1773-740263

Ramtec Int'l B.V.
Holland, Spain, Italy
Belgium, Hungary, Russia
+31-2526-21222

HONG KONG

Eastele Technology, Ltd.
A16, 6/F.,
Proficient Ind Centre
6 Wang Kwun Road
Kowloon Bay
+852-2798-8860

INDIA

Priya Electronics
San Jose, CA USA
(408) 954-1866

Satcom Sales and Services
201/2, 2nd Floor,
Azam Complex
Shivam Road, Baghambetpet
Hyderabad 500 013
+91-40-761-4675

ISRAEL

Eldis Technologies
36 Kehilat St.
Herzlia 46382 Israel
+972-9-562-666

JAPAN

Bussan Micro Electronics Corp.
Sowa Gotanda Bldg.
7-18, Higashi Gotanda
2-Chome
Shinagawa-ku, Tokyo 141
+81-3-5421-1730

Rohm Corporation
R&D Division/
Advanced Tech 21-
Saiin Mizosaki-cho Ukyo-ku
Kyoto 615
+81-75-311-2121

KOREA

FM Korea
6th Fl. Bando Bldg.
48-1, Banpo-dong, Seocho-ku
Seoul 137 140 Korea
+82-596-3880
fm@ktnet.co.kr
Woo Young Tech Co., Ltd.
5th Floor Koami Bldg., 13-31
Yoido-dong, Youngdeungpo-ku
Seoul, Korea
+822-369-7099

MALAYSIA

Extertec Pte Ltd.
Blk 1A/14/07 Sunnyville
No. 1 Jalan Batu Urban
Gelugor, Penang 11700 Malaysia
+60-4-657-9592

PUERTO RICO

MEC/Caribe
P.O. Box 5038
Caguas, PR 00726
(787) 746-9897

SINGAPORE

Extertec Pte Ltd.
5 Kallang Sector #04-01
349279 Singapore
+65-749-1349

TAIWAN

ASTL
Room A3, 10th Fl.
No. 58 Sec. 1
Ming-Sheng Road
Taipei, Taiwan R.O.C.
+886-2-521-2363

Golden Way
7F-3, 75, Hsin Tai Wu Road
Sec. 1, Hsi-Chih
Taipei-Hsien Taiwan R.O.C.
+886-2-698-1868 x505
Puteam International
9F-5, 391 Sec. 4 Hsin-Yi Road
Taipei, Taiwan R.O.C.
+886-2-729-0373

SALES OFFICES

HEADQUARTERS

Alliance Semiconductor
San Jose, CA
Tel: (408) 383-4900
Fax: (408) 383-4999
BBS: (408) 383-4994

NORTHEAST AREA

Alliance Semiconductor
Boston, MA
(617) 239-8127

TECHNICAL CENTER

TAIWAN

Alliance Semiconductor
11F, NO. 66, Sec. 2
Jang Kuao N. Road
Taipei, Taiwan R.O.C.
Tel: +886-2-516-7995
Fax: +886-2-517-4928
alliance@netra.wow.net.tw

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999 BBS: (408) 383-4994 www.alsc.com
Printed in U.S.A. Copyright © 1996 All rights reserved. September 1996