

# **CAT28F002**

# 2 Megabit CMOS Boot Block Flash Memory

# Licensed Intel second source

#### **FEATURES**

- Fast Read Access Time: 90/120/150 ns
- On-Chip Address and Data Latches
- **■** Blocked Architecture:
  - One 16-KB Protected Boot Block
    - Top or Bottom Locations
  - Two 8-KB Parameter Blocks
  - One 96-KB Main Block
  - One 128-KB Main Block
- Hardware Data Protection
- Automated Program and Erase Algorithms
- Automatic Power Savings Feature
- **Low Power CMOS Operation**
- 12.0V ± 5% Programming and Erase Voltage

- **■** Electronic Signature
- 100,000 Program/Erase Cycles and 10 Year Data Retention
- Standard Pinouts:
  - 40-Lead TSOP
  - 40-Lead PDIP
- High Speed Programming
- Commercial, Industrial and Automotive Temperature Ranges
- Reset/Deep PowerDown Mode
  - $0.2\mu A I_{cc}$  Typical
  - Acts as Reset for Boot Operations

# **DESCRIPTION**

The CAT28F002 is a high speed 256K X 8-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after sale code updates.

The CAT28F002 has a blocked architecture with one 16 KB Boot Block, two 8 KB Parameter Blocks, one 96 KB Main Block and one 128 KB Main Block. The Boot Block section can be at the top or bottom of the memory map. The Boot Block section includes a reprogramming write lock out feature to guarantee data integrity. It is designed to contain secure code which will bring up the system minimally and download code to other locations of CAT28F002.

The CAT28F002 is designed with a signature mode which allows the user to identify the IC manufacturer and device type. The CAT28F002 is also designed with on-Chip Address Latches, Data Latches, Programming and Erase Algorithms. A deep power-down mode lowers the total  $V_{\text{CC}}$  power consumption  $1\mu w$  typical.

The CAT28F002 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 40-pin TSOP and 40-pin PDIP packages.

#### **BLOCK DIAGRAM** 1/00-1/07 ADDRESS COUNTER I/O BUFFERS ERASE VOLTAGE WRITE STATE STATUS REGISTER WE COMMAND REGISTER PROGRAM VOLTAGE CE, OE LOGIC AMP Y-GATING ADDRESS LATCH Y-DECODER 16K-BYTE BOOT BLOCK $A_0 - A_{17}$ BK-BYTE PARAMETER BLOCK RK-BYTE PARAMETER BLOCK X-DECODER VOLTAGE VERIFY 128K-BYTE MAIN BLOCK

28F002 F01

#### PIN CONFIGURATION

PDIP Package (P) TSOP Package (T) 40 🗆 NC NC ☐ 1 39 🗖 A<sub>1</sub> NC ☐ 2 40 A17 A<sub>16</sub>  $\Box$  1  $\bigcirc$ 38 🗀 A<sub>2</sub> A<sub>0</sub> □ 3 A<sub>15</sub> === 2 39 - GND  $A_{14} \longrightarrow 3$ 38 - NC Œ ☐ 4 37 🗀 A<sub>3</sub> A<sub>13</sub> = 4 37 - NC 36 🗀 A<sub>4</sub> GND ☐ 5 A<sub>12</sub> === 5 36 A<sub>10</sub> ŌE ☐ 6 35 🗆 A<sub>5</sub>  $A_{11} \square 6$ 1/00 □ 7 34 🗀 A<sub>6</sub> A<sub>9</sub> 🖂 7 <u>A</u>8 1/O₁ □ 8 33 🗆 A<sub>7</sub> WE - 9 32 1/04 32 🗆 VPP I/O<sub>2</sub> □ 9 RP ==== 10 31 VCC I/O<sub>3</sub> 🔲 10 31 🗆 RP 30 Proce V<sub>PP</sub> □ 11 30 🗆 WE V<sub>CC</sub> □ 11 29 - NC DU 🖂 12 V<sub>CC</sub> □ 12 29 🗀 A<sub>8</sub> NC = 13 28 I/O<sub>3</sub> 27 | I/O<sub>2</sub> 1/O<sub>4</sub> □ 13 28 🗆 A9 A<sub>7</sub> 🖂 14 26 1/01 A<sub>6</sub> === 15 27 🗀 A<sub>11</sub> I/O<sub>5</sub> 🖂 14 A<sub>5</sub> 16 A<sub>4</sub> 17 25 I/O<sub>0</sub> I/O<sub>6</sub> 🖂 15 26 🗆 A<sub>12</sub> 24 TOE 25 🗖 A<sub>13</sub> I/O<sub>7</sub> 🗖 16 23 GND A<sub>3</sub> 🖂 18 24 🗖 A<sub>14</sub> A<sub>10</sub> 🖂 17 A<sub>2</sub> = 19 22 T CE A<sub>1</sub> = 20 21 \( \sum\_{A\_0} \) GND □ 18 23 🗆 A<sub>15</sub> 22 🗖 A<sub>16</sub> A<sub>17</sub> □ 19 NC □ 20 21 🗆 NC

#### **PIN FUNCTIONS**

Pin Name	Туре	Function
A <sub>0</sub> -A <sub>17</sub>	Input	Address Inputs for memory addressing
I/O <sub>0</sub> –I/O <sub>7</sub>	I/O	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
Vcc		Voltage Supply
V <sub>SS</sub>		Ground
V <sub>PP</sub>		Program/Erase Voltage Supply
RP	Input	Power Down
DU		Do Not Use

28F002 F03

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +95°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(1)</sup> 2.0V to +V <sub>CC</sub> + 2.0V
Voltage on Pin A <sub>9</sub> with Respect to Ground <sup>(1)</sup> 2.0V to +13.5V
V <sub>PP</sub> with Respect to Ground during Program/Erase <sup>(1)</sup> 2.0V to +14.0V
V <sub>CC</sub> with Respect to Ground <sup>(1)</sup> −2.0V to +7.0V
Package Power Dissipation Capability ( $T_A = 25$ °C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current <sup>(2)</sup> 100 mA

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> (3)	Endurance	100K		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(3)</sup>	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> <sup>(3)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz

		Lir	nits		
Symbol	Test	Min	Max.	Units	Conditions
C <sub>IN</sub> (3)	Input Pin Capacitance		8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub> (3)	Output Pin Capacitance		12	pF	V <sub>OUT</sub> = 0V
C <sub>VPP</sub> (3)	V <sub>PP</sub> Supply Capacitance		25	pF	V <sub>PP</sub> = 0V

#### Note

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is  $V_{CC}$  +0.5V, which may overshoot to  $V_{CC}$  + 2.0V for periods of less than 20ns.

3

- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

# D.C. OPERATING CHARACTERISTICS

 $V_{CC}$  = +5V ±10%, unless otherwise specified

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
lμ	Input Leakage Current		±1.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> V <sub>CC</sub> = 5.5V
lLO	Output Leakage Current		±10	μΑ	Vout = Vcc or Vss, Vcc = 5.5V
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS		100	μА	$\overline{CE} = V_{CC} \pm 0.2V = \overline{RP}$ $V_{CC} = 5.5V$
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL		1.5	mA	$\overline{CE} = \overline{RP} = V_{IH}, V_{CC} = 5.5V$
I <sub>PPD</sub>	V <sub>PP</sub> Deep Powerdown Current		5.0	μΑ	RP = GND±0.2V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current		55	mA	V <sub>CC</sub> = 5.5V, CE = GND, I <sub>OUT</sub> = 0mA, f = 10 MHz
I <sub>CC2</sub> <sup>(1)</sup>	V <sub>CC</sub> Programming Current		50	mA	V <sub>CC</sub> = 5.5V, Programming in Progress
I <sub>CC3</sub> <sup>(1)</sup>	Vcc Erase Current		30	mA	Vcc = 5.5V, Erase in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current		±10	μΑ	V <sub>PP</sub> ≤ V <sub>CC</sub>
			200	μΑ	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current		200	μΑ	V <sub>PP</sub> = V <sub>PPH</sub>
I <sub>PP2</sub> <sup>(1)</sup>	V <sub>PP</sub> Programming Current		20	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Programming in Progress
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> Erase Current		15	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Erase in Progress
V <sub>IL</sub>	Input Low Level	-0.5	0.8	V	
VoL	Output Low Level		0.45	V	$I_{OL} = 5.8 \text{mA}, V_{CC} = 4.5 \text{V}$
V <sub>IH</sub>	Input High Level	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OH1</sub>	Output High Level TTL	2.4		V	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V <sub>ID</sub>	A <sub>9</sub> Signature Voltage	10.8	13.2	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	A <sub>9</sub> Signature Current		500	μΑ	$A_9 = V_{ID}$
Iccd	V <sub>CC</sub> Deep Powerdown Current		1.0	μΑ	RP = GND±0.2V
Icces	V <sub>CC</sub> Erase Suspend Current		10	mA	Erase Suspended CE = VIH
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current		200	μΑ	Erase Suspended V <sub>PP</sub> =V <sub>PP</sub> H
IRP	RP Boot Block Unlock Current		500	μΑ	RP = V <sub>HH</sub>
V <sub>OH2</sub>	Output High Level TTL	0.85 V <sub>CC</sub>		V	Vcc = Vccmin IoH = -1.5mA

Note:

<sup>(1)</sup> This parameter is tested initially and after a design or process change that affects the parameter.

#### **SUPPLY CHARACTERISTICS**

		Lir	nits	
Symbol	Parameter	Min	Max.	Unit
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	2.0		V
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.5	5.5	V
V <sub>PPL</sub>	V <sub>PP</sub> During Read Operations	0	6.5	V
V <sub>PPH</sub>	V <sub>PP</sub> During Erase/Program	11.4	12.6	V
V <sub>HH</sub>	RP, OE Unlock Voltage	10.8	13.2	V
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	0	6.5	V

# A.C. CHARACTERISTICS, Read Operation

 $V_{CC}$  = +5V ±10%, unless otherwise specified

JEDEC	Standard		28F0	02-90	28F0	02-12	28F002-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	t <sub>RC</sub>	Read Cycle Time	90			120		150	ns
tELQV	tce	CE Access Time		90		120		150	ns
tavqv	tacc	Address Access Time		90		120		150	ns
tGLQV	toE	OE Access Time		40		40		40	ns
-	tон	Output Hold from Address OE/CE Change	0		0		0		ns
tGLQX	t <sub>OLZ</sub> (1)(6)	OE to Output in Low-Z	0		0		0		ns
t <sub>ELQX</sub>	t <sub>LZ</sub> (1)(6)	CE to Output in Low-Z	0		0		0		ns
t <sub>GHQZ</sub>	t <sub>DF</sub> (1)(2)	OE High to Output High-Z		30		30		30	ns
t <sub>EHQZ</sub>	t <sub>HZ</sub> (1)(2)	CE High to Output High-Z		30		30		30	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RP High to Output Delay		300		300		300	ns

Figure 1. A.C. Testing Input/Output Waveform(3)(4)(5)





Figure 2. A.C. Testing Load Circuit (example)



Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.

5

- (3) Input Rise and Fall Times (10% to 90%) < 10 ns.
- (4) Input Pulse Levels = 0.45V and 2.4V.
- (5) Input and Output Timing Reference = 0.8V and 2.0V.
- (6) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

Doc. No. 25072-00 2/98 F-1

5108 FHD F04

# A.C. CHARACTERISTICS, Program/Erase Operation

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F0	02-90	28F0	02-12	28F0		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		120		150		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE Going High	50		50		50		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold Time from WE Going High	0		0		0		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time to WE Going High	40		40		40		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time from WE Going High	0		0		0		ns
t <sub>ELWL</sub>	tcs	CE Setup Time to WE Going Low	0		0		0		ns
twheh	t <sub>CH</sub>	CE Hold Time from WE Going High	0		0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE Pulse Width	50		50		50		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE High Pulse Width	20		20		20		ns
t <sub>PHWL</sub>	t <sub>PS</sub> <sup>(1)</sup>	RP to WE Going Low	215		215		215		ns
t <sub>PHHWH</sub>	t <sub>PHS</sub> <sup>(1)</sup>	RP V <sub>HH</sub> Setup to WE Going High	100		100		100		ns
t <sub>VPWH</sub>	t <sub>VPS</sub> <sup>(1)</sup>	V <sub>PP</sub> Setup to WE Going High	100		100		100		ns
t <sub>WHQV1</sub>	_	Duration of Programming Operations	6		6		6		μs
t <sub>WHQV2</sub>	_	Duration of Erase Operations (Boot)	0.3		0.3		0.3		Sec
t <sub>WHQV3</sub>	_	Duration of Erase Operations (Parameter)	0.3		0.3		0.3		Sec
t <sub>WHQV4</sub>	_	Duration of Erase Operations (Main)	0.6		0.6		0.6		Sec
t <sub>QVVL</sub>	t <sub>VPH</sub> <sup>(1)</sup>	V <sub>PP</sub> Hold from Valid Status Reg Data	0		0		0		ns
t <sub>QVPH</sub>	t <sub>PHH</sub> <sup>(1)</sup>	RP V <sub>HH</sub> Hold from Status Reg Data	0		0		0		ns
t <sub>PHBR</sub> (1)		Boot Block Relock Delay		100		100		100	ns

Note: (1) This parameter is tested initially and after a design or process change that affects the parameter.

#### **ERASE AND PROGRAMMING PERFORMANCE**

	28F002-90		28F002-12			28F002-15				
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Boot Block Erase Time		1.0	7		1.0	7		1.0	7	Sec
Parameter Block Erase Time		1.0	7		1.0	7		1.0	7	Sec
Main Block Erase Time		2.4	14		2.4	14		2.4	14	Sec
Main Block Program Time		1.2	4.2		1.2	4.2		1.2	4.2	Sec

# **FUNCTION TABLE**(1)

Mode	RP	CE	OE	WE	V <sub>PP</sub>	I/O	Notes
Read	VIH	VIL	VIL	ViH	Х	Dout	
Output Disable	ViH	VIL	ViH	ViH	Х	High-Z	
Standby	VIH	VIH	Х	Х	Х	High-Z	
Signature (MFG)	VIH	VIL	VIL	ViH	Х	31H	$A_0 = V_{IL}, A_9 = 12V$
Signature (Device)	V <sub>IH</sub>	VIL	V <sub>IL</sub>	V <sub>IH</sub>	Х	7CH-28F002T 7DH-28F002B	$A_0 = V_{IH}, A_9 = 12V$
Write Cycle	V <sub>IH</sub>	VIL	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	During Write Cycle
Deep Power Down	VIL	Х	Х	Х	Х	HIGH-Z	

## WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when  $V_{PP}$  is high and the instruction byte is latched on the rising edge of  $\overline{WE}$ . Write cycles also internally latch addresses and data required for programming and erase operations.

	i i	First Bus Cy	cle	Second Bus Cycle							Second Bus Cycle			
Mode	Operation	Address	D <sub>IN</sub>	Operation	Address	D <sub>IN</sub>	D <sub>OUT</sub>							
Read Array/Reset	Write	Х	FFH											
Program Setup/ Program	Write	A <sub>IN</sub>	40H 10H	Write	A <sub>IN</sub>	D <sub>IN</sub>								
Read Status Reg.	Write	Х	70H	Read	Х	St. Reg. Data								
Clear Status Reg.	Write	Х	50H											
Erase Setup/Erase Confirm	Write	Block ad	20H	Write	Block ad	D0H								
Erase Suspend/ Erase Resume	Write	Х	ВОН	Write	Х	D0H								
Read Sig (Mfg)	Write	Х	90H	Read	0000H		31H							
Read Sig (Dev)	Write	Х	90H	Read	0001H		7CH-28F002T 7DH-28F002B							

7

Note:

(1) Logic Levels: X = Logic 'Do not care'  $(V_{IH}, V_{IL}, V_{PPL}, V_{PPH})$ 

#### **READ OPERATIONS**

#### **Read Mode**

The CAT28F002 memory can be read from any of its Blocks (Boot Block, Main Block or Parameter Block), Status Register and Signature Information by sending the Read Command Mode to the Command Register.

CAT28F002 automatically resets to Read Array mode upon initial device power up or after exit from deep power down. A Read operation is performed with both  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  low and with  $\overline{\text{RP}}$  and  $\overline{\text{WE}}$  high. Vpp can be either high or low. The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 18 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

#### Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of the device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A9 or by sending an instruction to the command register (see Write Operations).

The conventional method is entered as a regular read mode by driving the  $\overline{CE}$  and  $\overline{OE}$  low (with  $\overline{WE}$  high), and

applying the required high voltage on address pin A9 while the other address line are held at VIL.

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O<sub>7</sub> to I/O<sub>0</sub>:

Catalyst Code = 0011 0001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>7</sub> to I/O<sub>0</sub>:

CAT28F002T = 0111 1100 (7CH)

CAT28F002B = 0111 1101 (7DH)


### Standby Mode

With  $\overline{\text{CE}}$  at a logic-high level, the CAT28F002 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impendance state independent of the  $\overline{\text{OE}}$  status.

#### **Deep Power-Down**

When  $\overline{RP}$  is at logic-low level, the CAT28F002 is placed in a Deep Power-Down mode where all the device circuitry are disabled, thereby reducing the power consumption to  $0.25\mu W$ .

Figure 3. A.C. Timing for Read Operation



#### WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

#### Read Array

The device can be put into a Read Array Mode by initiating a write cycle with FFH on the data bus. The device is also in a standard Read Array Mode after the initial device power up and when comes out of the Deep Power-Down mode.

#### **Signature Mode**

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register. A read cycle from address 0000H with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  low (and  $\overline{\text{WE}}$  high) will output the device signature.

Catalyst Code = Catalyst Code = 0011 0001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>7</sub> to I/O<sub>0</sub>:

CAT28F002T = 0111 1100 (7CH) CAT28F002B = 0111 1101 (7DH)

To terminate the operations, it is necessary to write another valid command into the register.

#### **STATUS REGISTER**

The 28F002 contains an 8-bit Status Register. The Status Register is polled to check for write or erase completion or any related errors. The Status Register may be read at any time by issuing a Read Status Register (70H) command. All subsequent read operations output data from the Status Register, until another valid command is issued. The contents of the Status Register are latched on the falling edge of  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs last in the read cycle.  $\overline{OE}$  or  $\overline{CE}$  must be toggled to VIH before further reads to update the status register latch.

The Erase Status (SR.5) and Program Status (SR.4) are set to 1 by the WSM and can only be reset issuing Clear Status Register (50H) These two bits can be polled for failures, thus allowing more flexibility to the designer when using the CAT28F002. Also, VPP Status (SR.3) when set to 1 must be reset by system software before any further byte programs or block erases are attempted.

#### **ERASE SETUP/ERASE CONFIRM**

Erase is executed one block at a time, initiated by a two cycle command sequence. The two cycle command sequence provides added security against accidental

block erasure. During the first write cycle, a Command 20H (Erase Setup) is first written to the Command Register, followed by the Command D0H (Erase Confirm). These commands require both appropriate command data and an address within Block to be erased. Also, Block erasure can only occur when VPP= VPPH.

Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After receiving the two command erase sequence the CAT28F002 automatically outputs Status Register data when read (Fig.5). The CPU can detect the completion of the erase event by checking if the SR.7 of the Status Register is set.

SR.5 will indicate whether the erase was successful. If an erase error is detected, the Status Register should be cleared. The device will be in the Status Register Read Mode until another command is issued.

#### **ERASE SUSPEND/ERASE RESUME**

The Erase Suspend Command allows erase sequence interruption in order to read data from another block of memory. Once the erase sequence is started, writing the Erase Suspend command (B0H) to the Command Register requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The CAT28F002 continues to output Status Register data when read, after the Erase Suspend command is written to it. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended (both will be set to "1s").

The device may now be given a Read ARRAY Command, which allows any locations 'not within the block being erased' to be read. Also, you can either perform a Read Status Register or resume the Erase Operation by sending Erase Resume (D0H), at which time the WSM will continue with the erase sequence. The Erase Suspend Status and WSM Status bits of the Status Register will be cleared.

#### PROGRAM SETUP/PROGRAM COMMANDS

Programming is executed by a two-write sequence. The program Setup command (40H) is written to the Command Register, followed by a second write specifying the address and data (latched on the rising edge of WE) to be programmed. The WSM then takes over, controlling the program and verify algorithms internally. After the two-command program sequence is written to it, the CAT28F002 automatically outputs Status Register data when read (see figure 4; Byte Program Flowchart). The CPU can detect the completion of the program event by analyzing the WSM Status bit of the Status Register. Only the Read Status Register Command is valid while programming is active.

9

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

SR.6 = ERASE SUSPEND STATUS

1 = Erase Suspended

0 = Erase in Progress/Completed

SR.5 = ERASE STATUS

1 = Error in Block Erasure

0 = Successful Block Erase

SR.4 = PROGRAM STATUS

1 = Error in Byte Program

0 = Successful Byte Program

SR.3 = VPP STATUS

1 = V<sub>PP</sub> Low Detect; Operation Abort

 $0 = V_{PP} Okay$ 

SR.2 -SR.0 = RESERVED FOR FUTURE ENHANCEMENTS These bits are reserved for future use and should be masked out when polling the Status Register.

#### NOTES:

The Write State Machine Status Bit must first be checked to determine program or erase completion, before the Program or Erase Status bits are checked for success.

If the Program AND Erase Status bits are set to "1s" during an erase attempt, an improper command sequence was entered. Attempt the operation again.

If V<sub>PP</sub> low status is detected, the Status Register must be cleared before another program or erase operation is attempted.

The V<sub>PP</sub> Status bit, unlike an A/D converter, does not provide continuous indication of V<sub>PP</sub> level. The WSM interrogates the V<sub>PP</sub> level only after the program or erase command sequences have been entered and informs the system if V<sub>PP</sub> has not been switched on. The V<sub>PP</sub> Status bit is not guaranteed to report accurate feedback between V<sub>PPL</sub> and V<sub>PPH</sub>.

When the Status Register indicates that programming is complete, the Program Status bit should be checked. If program error is detected, the Status Register should be cleared. The internal WSM verify only detects errors for "1s" that do not successfully program to "0s". The Command Register remains in Read Status Register mode until further commands are issued to it.

If erase/byte program is attempted while  $V_{PP} = V_{PPL}$ , the Status bit (SR.5/SR.4) will be set to "1". Erase/Program attempts while  $V_{PPL} < V_{PP} < V_{PPH}$  produce spurious results and should not be attempted.

## **EMBEDDED ALGORITHMS**

The CAT28F002 integrates the Quick Pulse programming algorithm on-chip, using the Command Register, Status Register and Write State Machine (WSM). On-chip integration dramatically simplifies system software and provides processor-like interface timings to the Command and Status Registers. WSM operation, internal program verify, and VPP high voltage presence are monitored and reported via appropriate Status Register bits. Figure 4 shows a system software flowchart for device programming.

As above, the Quick Erase algorithm is now implemented internally, including all preconditioning of block data. WSM operation, erase verify and V<sub>PP</sub> high voltage presence are monitored and reported through the Status Register. Additionally, if a command other than Erase Confirm is written to the device after Erase Setup has been written, both the Erase Status and Program Status bits will be set to "1". When issuing the Erase Setup and

Erase Confirm commands, they should be written to an address within the address range of the block to be erased. Figure 5 shows a system software flowchart for block erase.

The entire sequence is performed with  $V_{PP}$  at  $V_{PPH}$ . Abort occurs when  $\overline{RP}$  transitions to  $V_{IL}$ , or  $V_{PP}$  drops to  $V_{PPL}$ . Although the WSM is halted, byte data is partially programmed or Block data is partially erased at the location where it was aborted. Block erasure or a repeat of byte programming will initialize this data to a known value.

#### **BOOT BLOCK PROGRAM AND ERASE**


The boot block is intended to contain secure code which will minimally bring up a system and control programming and erase of other blocks of the device, if needed. Therefore, additional "lockout" protection is provided to guarantee data integrity. Boot block program and erase operations are enabled through high voltage  $V_{HH}$  on either  $\overline{RP}$  or  $\overline{OE}$ , and the normal program and erase command sequences are used. Reference the AC Waveforms for Program/Erase.

If boot block program or erase is attempted while  $\overline{RP}$  is at V<sub>IH</sub>, either the Program Status or Erase Status bit will be set to "1", reflective of the operation being attempted and indicating boot block lock. Program/erase attempts while V<sub>IH</sub>  $< \overline{RP} < V_{HH}$  produce spurious results and should not be attempted.


#### **IN-SYSTEM OPERATION**

For on-board programming, the  $\overline{RP}$  pin is the most convenient means of altering the boot block. Before issuing Program or Erase confirms commands,  $\overline{RP}$  must transition to V<sub>HH</sub>. Hold  $\overline{RP}$  at this high voltage throughout the program or erase interval (until after Status Register confirm of successful completion). At this time, it can return to V<sub>IH</sub> or V<sub>IL</sub>.

Figure 4 Byte Programming Flowchart



FULL	STATU	JS C	HECK	PRO	CEDL	JRE
------	-------	------	------	-----	------	-----



Bus Operation	Command	Comments
Write	Program Setup	Data = 40H Address = Bytes to be Programmed
Write	Program	Data to be programmed Address = Byte to be Programmed
Read		Status Register Data. Toggle OE or CE to update Status Register Check SR.7
Standby		1 = Ready, 0 = Busy

Repeat for subsequent bytes.

Full Status check can be done after each byte or after a sequence of bytes.

Write FFH after the last byte programming operation to reset the device to Read Array Mode.


Bus Operation	Command	Comments
Standby		Check SR.3 1 = V <sub>PP</sub> Low Detect
Standby		Check SR.3 1 = Byte Program Error

SR.3 MUST be cleared, if set during a program attempt, before further attempts are allowed by the Write State Machine.

SR.3 is only cleared by the Clear Status Register Command, in case where multiple bytes are programmed before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

# Figure 5 Block Erase Flowchart




	Bus Operation	Command	Comments
	Write	Erase Setup	Data = 20H Address = Within Block to be erased
	Write	Erase	Data - D0H Address = Within Block to be erased
D	Read		Status Register Data. Toggle OE or CE to update Status Register
	Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.

Full Status check can be done after each block or after a sequence of blocks.

Write FFH after the last block erase operation to reset the device to Read Array Mode.

#### **FULL STATUS CHECK PROCEDURE**




Bus Operation	Command	Comments
Standby		Check SR.3 1 = V <sub>PP</sub> Low Detect
Standby		Check SR.4 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.3 MUST be cleared, if set during a erase attempt, before further attempts are allowed by the Write State Machine.

SR.3 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.



WRITE VALID ADDRESS & DATA (PROGRAM) OR ERASE CONFIRM COMMAND OR ERASE DELAY V<sub>CC</sub> POWER-UP & STANDBY WRITE PROGRAM OR READ STATUS WRITE READ ARRAY ERASE SETUP COMMAND REGISTER DATA COMMAND ADDRESSES (A)  $A_{IN}$ t<sub>AVAV</sub> t<sub>AVWH</sub> tWHAX  $v_{\text{IH}}$ CE (E) tELWL <sup>t</sup>WHEH twhgi  $V_{\text{IH}}$ OE (G) twhwl- $V_{IH}$ WE (W) twlwh tDVWH twhnx  $V_{IH}$ HIGH Z VALID DATA (I/O) D<sub>IN</sub> SRD  $v_{\text{IL}}$ ◆ tPHWL-<sup>t</sup>PHHWH <sup>t</sup>QVPH  $V_{HH}$ 6.5V ۷<sub>IH</sub> RP (P)  $V_{IL}$ tvpwh  $V_{PPH}$ VPPL V<sub>PP</sub> (V) V<sub>IH</sub>  $V_{IL}$ 

Figure 7. A.C. Timing for Program/Erase Operation

# POWER UP/DOWN PROTECTION

The CAT28F002 offers protection against inadvertent programming during  $V_{PP}$  and  $V_{CC}$  power transitions. When powering up the device there is no power-on sequencing necessary. In other words,  $V_{PP}$  and  $V_{CC}$  may power up in any order. Additionally  $V_{PP}$  may be hardwired to  $V_{PPH}$  independent of the state of  $V_{CC}$  and any power up/down cycling. The internal command register of the CAT28F002 is reset to the Read Mode on power up.

# POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a  $0.1\mu F$  ceramic capacitor between  $V_{CC}$  and  $V_{SS}$  and  $V_{PP}$  and  $V_{SS}$ . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

28F002 F09

# **ALTERNATE CE-CONTROLLED WRITES**


 $V_{CC}$  = +5V ±10%, unless otherwise specified

JEDEC	Standard		28F002-90		28F002-12		28F002-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
$t_{AVAV}$	t <sub>WC</sub>	Write Cycle Time	90		120		150		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE Going High	50		50		50		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Address Hold Time from CE Going High	0		0		0		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time to CE Going High	40		40		40		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time from CE Going High	0		0		0		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE Setup Time to CE Going Low	0		0		0		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE Hold Time from CE Going High	0		0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE Pulse Width	50		50		50		ns
t <sub>EHEL</sub>	t <sub>EPH</sub>	CE Pulse Width High	30		30		30		ns
t <sub>PHEL</sub>	t <sub>PS</sub> <sup>(1)</sup>	RP High Recovery to CE Going Low	215		215		215		ns
t <sub>PHHEH</sub>	t <sub>PHS</sub> <sup>(1)</sup>	RP V <sub>HH</sub> Setup to CE Going High	100		100		100		ns
t <sub>VPEH</sub>	t <sub>VPS</sub> <sup>(1)</sup>	V <sub>PP</sub> Setup to CE Going High	100		100		100		ns
t <sub>EHQV1</sub>	_	Duration of Programming Operations	6		6		6		μs
t <sub>EHQV2</sub>	_	Duration of Erase Operations (Boot)	0.3		0.3		0.3		Sec
t <sub>EHQV3</sub>	_	Duration of Erase Operations (Parameter)	0.3		0.3		0.3		Sec
t <sub>EHQV4</sub>	_	Duration of Erase Operations (Main)	0.6		0.6		0.6		Sec
t <sub>QVVL</sub>	t <sub>VPH</sub> <sup>(1)</sup>	V <sub>PP</sub> Hold from Valid Status Reg Data	0		0		0		ns
t <sub>QVPH</sub>	t <sub>PHH</sub> <sup>(1)</sup>	RP V <sub>HH</sub> Hold from Status Reg Data	0		0		0		ns
t <sub>PHBR</sub> <sup>(1)</sup>	_	Boot Block Relock Delay		100		100		100	ns

# Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

# **ORDERING INFORMATION**



<sup>\* -40°</sup> to +125°C is available upon request

28F002 F13

#### Note:

(1) The device used in the above example is a CAT28F002TI-12BT (TSOP, Industrial Temperature, 120ns access time, Bottom Boot Block, Tape & Reel)