


### Features


- Operating voltage: +3.3V
- Programming voltage
  - V<sub>PP</sub>=12.5V±0.2V
  - V<sub>CC</sub>=6.0V±0.2V
- High-reliability CMOS technology
- Latch-up immunity to 100mA from -1.0V to  $V_{CC}$ +1.0V
- CMOS and TTL compatible I/O
- Low power consumption
  - Active: 15mA max.
  - Standby: 1µA typ.

- 256K×8-bit organization
- Fast read access time: 90ns
- Fast programming algorithm
- Programming time  $75\mu s$  typ.
- Two line controls ( $\overline{OE}$  and  $\overline{CE}$ )
- Standard product identification code
- Commercial temperature ranges (0°C to +70°C)
- 32-pin DIP/SOP/TSOP/PLCC package

## **General Description**

The HT27LC020 chip family is a low-power, 2048K (2,097,152) bit, +3.3V electrically one-time programmable (OTP) read-only memories (EPROM). Organized into 256K words with 8 bits per word, it features a fast single address location programming, typically at 75µs per byte. Any byte can be accessed in less than 90ns with respect to Spec. This eliminates the need for WAIT states in high-performance microprocessor systems. The HT27LC020 has separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls which eliminate bus contention issues.







# **Pin Assignment**

	32 VCC 31 PGM 30 A17 29 A14 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 DQ7 20 DQ6 19 DQ5 18 DQ4 17 DQ3 LC020 -A/SOP-A	A7 5 A6 6 A3 7 A4 8 A3 9 A2 100 A1 11 A0 12 DQ0 13	A12 A16 A16 A16 A16 A16 A16 A16 A16	29 A14 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 DQ7	A11 CH 01 A9 CH 2 A8 CH 3 A13 CH 4 A14 CH 5 PGM CH 7 VCC H 9 A16 CH 10 A15 CH 11 A12 CH 13 A6 CH 14 A5 CH 15 A4 CH 16	HT27LC020 – 32 TSOP-A	32 H OE 31 H A10 30 H CE 29 H DQ7 28 H DQ6 27 H DQ5 26 H DQ3 24 H GND 23 H DQ2 22 H DQ1 23 H DQ1 21 H DQ1 21 H A0 19 H A1 18 H A2 17 H A3
--	---	--	---	--	---	--------------------------	--

# **Pin Description**

Pin Name	I/O/C/P	Description
A0~A17	I	Address inputs
DQ0~DQ7	I/O	Data inputs/outputs
CE	С	Chip enable
ŌĒ	С	Output enable
PGM	С	Program strobe
NC	_	No connection
VPP	Р	Program voltage supply

# **Absolute Maximum Rating**

Operation Temperature Commercial	0°C to 70°C
Storage Temperature	–65℃ to 125 °C
Applied VCC Voltage with Respect to GND	0.6V to 7.0V
Applied Voltage on Input Pin with Respect to GND	0.6V to 7.0V
Applied Voltage on Output Pin with Respect to GND	–0.6V to V <sub>CC</sub> +0.5V
Applied Voltage on A9 Pin with Respect to GND	–0.6V to 13.5V
Applied VPP Voltage with Respect to GND	–0.6V to 13.5V
Applied READ Voltage (Functionality is guaranteed between these limits)	3.0V to 3.6V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



## **D.C. Characteristics**

Sumb cl	Devementer		Test Conditions	Min.	-	Max	Unit
Symbol	Parameter	Vcc	V <sub>CC</sub> Conditions		Тур.	Max.	Unit
Read ope	ration						
V <sub>OH</sub>	Output High Level	3.3V	I <sub>OH</sub> =-0.4mA	2.4	_	_	V
V <sub>OL</sub>	Output Low Level	3.3V	I <sub>OL</sub> =2.0mA		_	0.45	V
VIH	Input High Level	3.3V		2.0	_	V <sub>CC</sub> +0.5	V
VIL	Input Low Level	3.3V		-0.3	_	0.8	V
ILI	Input Leakage Current	3.3V	V <sub>IN</sub> =0 to 3.6V	-5	_	5	μA
I <sub>LO</sub>	Output Leakage Current	3.3V	V <sub>OUT</sub> =0 to 3.6V	-10	_	10	μA
I <sub>CC</sub>	VCC Active Current	3.3V	CE=V <sub>IL</sub> , f=5MHz, I <sub>OUT</sub> =0mA	_		15	mA
I <sub>SB1</sub>	Standby Current (CMOS)	3.3V	$\overline{CE}=V_{CC}\pm0.3V$		1.0	10	μA
I <sub>SB2</sub>	Standby Current (TTL)	3.3V	CE=V <sub>IH</sub>		_	0.6	mA
I <sub>PP</sub>	VPP Read/Standby Current	3.3V	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$	_		100	μA
Program	ning operation	·		·			
V <sub>OH</sub>	Output High Level	6V	I <sub>OH</sub> =-0.4mA	2.4	_	_	V
Vol	Output Low Level	6V	I <sub>OL</sub> =2.0mA		_	0.45	V
VIH	Input High Level	6V	_	0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
VIL	Input Low Level	6V		-0.5	_	0.8	V
ILI	Input Load Current	6V	V <sub>IN</sub> =V <sub>IL</sub> , V <sub>IH</sub>		_	5.0	μA
V <sub>H</sub>	A9 Product ID Voltage	6V		11.5	_	12.5	V
I <sub>CC</sub>	VCC Supply Current	6V			_	40	mA
I <sub>PP</sub>	VPP Supply Current	6V	CE=VIL		_	10	mA
Capacitar	nce		•				
CIN	Input Capacitance	3.3V	V <sub>IN</sub> =0V		8	12	pF
C <sub>OUT</sub>	Output Capacitance	3.3V	V <sub>OUT</sub> =0V		8	12	pF
C <sub>VPP</sub>	VPP Capacitance	3.3V	V <sub>PP</sub> =0V	_	18	25	pF

# A.C. Characteristics


### Ta=+25°C±5°C

Symbol	Parameter	Те	est Conditions	Min.	Turn	Max.	Unit
Symbol	Farameter	Vcc	Conditions	WIITI.	Тур.	Wax.	Unit
Read ope	ration						
t <sub>ACC</sub>	Address to Output Delay	3.3V	$\overline{CE} = \overline{OE} = V_{IL}$	_		90	ns
t <sub>CE</sub>	Chip Enable to Output Delay	3.3V	$\overline{OE}=V_{IL}$	_		90	ns
t <sub>OE</sub>	Output Enable to Output Delay	3.3V	CE=V <sub>IL</sub>	_		45	ns
t <sub>DF</sub>	$\overline{\text{CE}}$ or $\overline{\text{OE}}$ High to Output Float, Whichever Occurred First	3.3V				40	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	3.3V		0		_	ns




Symbol	Devementer	Te	est Conditions	Min	Tur	Max	Unit
Symbol	Parameter	Vcc	Conditions	Min.	Тур.	Max.	Unit
Program	ning operation						
t <sub>AS</sub>	Address Setup Time	6V	_	2	_	_	μs
t <sub>OES</sub>	OE Setup Time	6V	_	2	_	_	μs
t <sub>DS</sub>	Data Setup Time	6V		2		_	μs
t <sub>AH</sub>	Address Hold Time	6V		0		_	μs
t <sub>DH</sub>	Data Hold Time	6V		2			μs
tDFP	Output Enable to Output Float Delay	6V		0		130	ns
t <sub>VPS</sub>	VPP Setup Time	6V		2		_	μS
t <sub>PW</sub>	PGM Program Pulse Width	6V		30	75	105	μs
t <sub>VCS</sub>	VCC Setup Time	6V		2		_	μs
t <sub>CES</sub>	CE Setup Time	6V	_	2	_	_	μS
t <sub>OE</sub>	Data Valid from OE	6V		_		150	ns
t <sub>PRT</sub>	VPP Pulse Rise Time During Programming	6V		2	_	_	μs

### Test waveforms and measurements



 $t_R$ ,  $t_F$ <20ns (10% to 90%)

### Output test load



Note:  $C_L$ =100pF including jig capacitance.

# **Product Identification Code**

Code		Pins									
Code	A0	A1	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Data
Manufacturer	0	1	0	0	0	1	1	1	0	0	1C
Device Type	1	1	0	0	0	0	0	0	1	0	02
Continuation	0	0	0	1	1	1	1	1	1	1	7F
Continuation	1	0	0	1	1	1	1	1	1	1	7F



### **Functional Description**

### **Operation mode**

All the operation modes are shown in the table following.

Mode	CE	ŌĒ	PGM	A0	A1	A9	VPP	Output
Read	VIL	V <sub>IL</sub>	X (2)	х	Х	х	V <sub>CC</sub>	Dout
Output Disable	VIL	V <sub>IH</sub>	Х	х	Х	х	V <sub>CC</sub>	High Z
Standby (TTL)	V <sub>IH</sub>	Х	Х	х	Х	х	V <sub>CC</sub>	High Z
Standby (CMOS)	V <sub>CC</sub> ±0.3V	Х	Х	х	Х	х	V <sub>CC</sub>	High Z
Program	VIL	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	V <sub>PP</sub>	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	Х	х	$V_{PP}$	D <sub>OUT</sub>
Product Inhibit	VIH	х	x	х	x	х	V <sub>PP</sub>	High Z
Manufacturer Code (3)	V <sub>IL</sub>	V <sub>IL</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub> (1)	V <sub>CC</sub>	1C
Device Code (3)	VIL	V <sub>IL</sub>	Х	VIH	V <sub>IH</sub>	V <sub>H</sub> (1)	V <sub>CC</sub>	02

Notes: (1) V<sub>H</sub> = 12.0V±0.5V

(2) X=Either VIH or VIL

(3) For Manufacturer Code and Device Code, A1=V<sub>IH</sub>, When A1=V<sub>IL</sub>, both codes will read 7F

#### Programming of the HT27LC020

When the HT27LC020 is delivered, the chip has all 2048K bits in the "ONE", or HIGH state. "ZEROs" are loaded into the HT27LC020 through programming.

The programming mode is entered when 12.5±0.2V is applied to the VPP pin,  $\overline{OE}$  is at  $V_{IH}$ , and  $\overline{CE}$  and  $\overline{PGM}$  are  $V_{IL}.$  For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

The programming flowchart in Figure 3 shows the fast interactive programming algorithm. The interactive algorithm reduces programming time by using 30µs to 105µs programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached while sequencing through each address of the HT27LC020. This process is repeated while sequencing through each address of the HT27LC020. This part of the programming algorithm is done at  $V_{CC}$ =6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at  $V_{CC}=V_{PP}=3.3\pm0.3V$  to verify the entire memory.

#### Program inhibit mode

Programming of multiple HT27LC020 in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for  $\overline{CE}$ , all like inputs of the parallel HT27LC020 may be common. A TTL low-level program pulse applied to an HT27LC020  $\overline{CE}$  input with

Vpp=12.5 $\pm$ 0.2V, PGM LOW, and  $\overline{OE}$  HIGH will program that HT27LC020. A high-level  $\overline{CE}$  input inhibits the HT27LC020 from being programmed.

#### Program verify mode

Verification should be performed on the programmed bits to determine whether they were correctly programmed. The verification should be performed with  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  at V<sub>IL</sub>,  $\overline{\text{PGM}}$  at V<sub>IH</sub>, and VPP at its programming voltage.

#### Auto product identification

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and the type. This mode is intended for programming to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C\pm5^{\circ}C$  ambient temperature range that is required when programming the HT27LC020.

To activate this mode, the programming equipment must force  $12.0\pm0.5V$  on the address line A9 of the HT27LC020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{IL}$  to  $V_{IH}$ , when A1= $V_{IH}$ . All other address lines must be held at  $V_{IH}$  during Auto Product Identification mode.

Byte 0 (A0=V<sub>IL</sub>) represents the manufacturer code, and byte 1 (A0=V<sub>IH</sub>), the device code. For HT27LC020, these two identifier bytes are given in the Mode Select Table. All identifiers for the manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit. When A1=V<sub>IL</sub>, the HT27LC020 will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.



#### Read mode

The HT27LC020 has two control functions, both of which must be logically satisfied in order to obtain data at outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs ( $t_{OE}$ ) after the falling edge of  $\overline{OE}$ , assuming the  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}$ -to<sub>E</sub>.

#### Standby mode

The HT27LC020 has CMOS standby mode which reduces the maximum VCC current to 10µA. It is placed in CMOS standby when  $\overline{CE}$  is at  $V_{CC}\pm0.3V$ . The HT27LC020 also has a TTL-standby mode which reduces the maximum VCC current to 0.6mA. It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

#### Two-line output control function

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- · Low memory power dissipation
- · Assurance that output bus contention will not occur

It is recommended that  $\overline{\mathsf{CE}}$  be decoded and used as the primary device-selection function, while  $\overline{\mathsf{OE}}$  be made a common connection to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### System considerations

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VPP to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between VCC and VPP for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.




Figure 1. A.C. waveforms for read operation





Figure 2. Programming waveforms






Note: Either 105µs or 30µs pulse.


Figure 3. Fast programming flowchart




# Package Information

32-pin DIP (600mil) outline dimensions








Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	1635		1665
В	535	_	555
С	145	_	155
D	125		145
E	16	_	20
F	50	_	70
G		100	_
Н	595		615
I	635		670
α	0°		15°



# 32-pin SOP (450mil) outline dimensions






Symbol		Dimensions in mil							
Symbol	Min.	Nom.	Max.						
A	543	—	557						
В	440	_	450						
С	14	_	20						
C'		_	817						
D	100	—	112						
E		50	—						
F	4	_	_						
G	32		38						
Н	4	—	12						
α	0°		10°						




## 32-pin TSOP (8×20) outline dimensions




Symbol		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A		_	1.20
A1	0.05	_	0.15
A2	0.95	_	1.05
b		0.22	—
D	18.30	_	18.50
H <sub>D</sub>	19.80	—	20.20
E	7.90	—	8.10
е		0.50	—
L		0.60	—
L1		0.80	_
θ	0°	_	5°



## 32-pin PLCC outline dimensions






Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	485	_	495
В	445	_	455
С	585	_	595
D	545	_	555
E	105		115
F			140
G	15	_	_
н		50	_
I	16		22
J	24	_	32
К	8	_	12
α	0°		10°



# **Product Tape and Reel Specifications**

# Reel dimensions



### SOP 32W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.8+0.3 0.2
T2	Reel Thickness	38.2+0.2

### PLCC 32

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2




### Carrier tape dimensions



## SOP 32W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0+0.3 _0.1
Р	Cavity Pitch	16.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	2.0+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	14.7±0.1
B0	Cavity Width	20.9±0.1
K1	Cavity Depth	3.0±0.1
K2	Cavity Depth	3.4±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5





Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	18.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.55+1.0 _0.05
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	13.1±0.1
B0	Cavity Width	15.5±0.1
K0	Cavity Depth	3.9±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.