

LC75852E, 75852W

Asynchronous Silicon Gate 1/2 Duty LCD Driver with On-Chip Key Input Function



Overview

The LC75852E and LC75852W are 1/2 duty dynamic LCD display drivers. In addition to being able to directly drive LCD panels with up to 90 segments, they can also control up to four general-purpose output ports. These products also include a key scan circuit which allows them to accept input from keypads with up to 30 keys. This allows end product front panel wiring to be simplified.


Features

- Up to 30 key inputs (Key scan is only performed when a key is pressed.)
- 1/2 duty 1/2 bias (up to 90 segments)
- Sleep mode and the all segments off function can be controlled from serial data.
- Segment output port/general-purpose output port usage can be controlled from serial data.
- Serial data I/O supports CCB format communication with the system controller.
- High generality since display data is displayed directly without decoder intervention
- Reset pin that can establish the initial state.
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions


unit: mm

3159-QFP64E



unit: mm

3190-SQFP64



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{ss} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
Input voltage	V _{IN}	OSC, CE, CL, DI, RES, KI1 to KI5	-0.3 to V _{DD} + 0.3	٧
Output voltage	V _{out}	OSC, DO, S1 to S45, COM1, COM2, KS1 to KS6, P1 to P4	-0.3 to V _{DD} + 0.3	٧
	I _{OUT} 1	S1 to S45	100	μА
Output current	I _{OUT} 2	COM1, COM2, KS1 to KS6	1	mA
	I _{OUT} 3	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at Ta = -40 to +85 $^{\circ}C,\,V_{SS}$ = 0 V


Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	4.5		6.0	٧
I	V _{IH} 1	CE, CL, DI, RES	0.8 V _{DD}		V _{DD}	٧
Input high-level voltage	V _{IH} 2	KI1 to KI5	0.6 V _{DD}		V _{DD}	٧
Input low-level voltage	V _{IL}	CE, CL, DI, RES, KI1 to KI5	0		0.2 V _{DD}	٧
Recommended external resistance	R _{OSC}	osc		62		kΩ
Recommended external capacitance	c _{osc}	osc		680		рF
Guaranteed oscillator range	fosc	osc	25	50	100	kHz
Data setup time	t _{ds}	CL, DI: Figure 1	160			ns
Data hold time	t _{dh}	CL, DI: Figure 1	160			ns
CE wait time	t _{cp}	CE, CL: Figure 1	160			ns
CE setup time	t _{cs}	CE, CL: Figure 1	160			ns
CE hold time	t _{ch}	CE, CL: Figure 1	160			ns
High-level clock pulse width	t _e H	CL: Figure 1	160			ns
Low-level clock pulse width	løL	CL: Figure 1	160			ns
Rise time	t _r	CE, CL, DI: Figure 1		160		ns
Fall time	t _f	CE, CL, DI: Figure 1		160		ns
DO output delay time	t _{dc}	DO, R _{PU} = 4.7 kΩ, C _L = 10 pF*: Figure 1			1.5	μS
DO rise time	t _{dr}	DO, R _{PU} = 4.7 kΩ, C _L = 10 pF*: Figure 1			1.5	μs
RES switching time	t2	Figure 2	10			μs

Note: * Since DO is an open-drain output, these values differ depending on the pull-up resistor R_{PU} and the load capacitance C_L.

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V _H	CE, CL, DI, RES, KI1 to KI5		0.1 V _{DD}		٧
Input high-level current	liH	CE, CL, DI, RES: V _I = 6.0 V		٠	5.0	μΑ
Input low-level current	1 _{IL}	CE, CL, DI, RES: VI = 0 V	-5.0			μΑ
Input floating voltage	V _{IF}	Kl1 to Kl5			0.05 V _{DD}	٧ .
Pull-down resistance	R _{PD}	KI1 to KI5: V _{DD} = 5.0 V	50	100	250	kΩ
Output off leakage current	OFFH	DO: V _O = 6.0 V			6.0	μΑ
	V _{OH} 1	KS1 to KS6: I _O = -1 mA	V _{DD} - 1.0			>
Outrot blab level valtage	V _{OH} 2	P1 to P4: I _O = -1 mA	V _{DD} - 1.0			٧
Output high-level voltage	V _{OH} 3	S1 to S45: I _O = -10 μA	V _{DD} - 1.0			>
	V _{OH} 4	COM1, COM2: I _O = -100 μA	V _{DD} - 0.6			٧
	V _{OL} 1	KS1 to KS6: I _O = 50 μA	0.4	1.0	3.0	>
	V _{OL} 2	P1 to P4: I _O = 1 mA			1.0	>
Output low-level voltage	V _{OL} 3	S1 to S45: I _O = 10 μA			1.0	٧
	V _{OL} 4	COM1, COM2: I _O = 100 μA			0.6	>
	V _{OL} 5	DO: I _O = 1 mA		0.1	0.5	٧
6. 44(dd(- la4)kaa	V _{MID} 1	COM1, COM2: V _{DD} = 6.0 V, I _O = ±100 μA	2.4	3.0	3.6	٧
Output middle-level voltage	V _{MID} 2	COM1, COM2: $V_{DD} = 4.5 \text{ V}$, $I_{O} = \pm 100 \mu A$	1.65	2.25	2.85	٧
	I _{DD} 1	Sleep mode, Ta = 25°C			5	μA
Current drain	I _{DD} 2	V _{DD} = 6.0 V, output open, Ta = 25°C, f _{OSC} = 50 kHz		1.4	2.5	mA

1. When stopped with CL at the low level



2. When stopped with CL at the high level






Figure 1

Pin Assignment



Block Diagram




Pin Functions


Pin	Pin No.		Function	Active	1/0	Handling when unused
S1/P1 to S4/P4 S5 to S43	1 to 4 5 to 43	serial data input. Pins S1/P1 to S4	Segment outputs: Used to output the display data that is transmitted over the serial data input. Pins S1/P1 to S4/P4 can be used as general-purpose outputs according to control data specification.			Open
COM1 COM2	44 45	Common driver outputs. The frame	Common driver outputs. The frame frequency fo is (fosc/512) Hz.		0	Open
KS1/S44, KS2/S45, KS3 to KS6	46 47 48 to 51	attached to the key scan timing lin- output transistor impedance is an damaged if shorted. Pins KS1/S44	Key scan outputs. When a key matrix is formed, normally a diode will be attached to the key scan timing line to prevent shorts. However, since the output transistor impedance is an unbalanced CMOS output, it will not be damaged if shorted. Pins KS1/S44 and KS2/S45 can be used as segment outputs according to control data specification.		0	Open
KI1 to KI5	52 to 56	Key scan inputs: Pins with a built-in pull-down resistor.		н	1	GND
osc	57	Oscillator connection: Oscillator circuit can be formed by connecting the pin to a resistor and a capacitor.		_	1/0	V _{DD}
CE	62			Н	1	
CL	63	Serial data interface: Connected to the controller. Since DO is an	CE: Chip enable CL: Synchronization clock DI: Transfer data DO: Output data	. —	1	GND
Di	64	open-drain output, it requires a putl-up resistor.		_	1	
DO	61	pull-up resistor.	Bo. Colpul data	_	0	Open
RES	59	Reset input that re-initializes the LSI internal states. During a reset, the display segments are turned off forcibly regardless of the internal display data. All internal key data is reset to low and the key scan operation is disabled. However, serial data can be input during a reset.		L	ı	GND
V _{DD}	60	Power supply connection. A supply voltage of between 4.5 and 6.0 V must be provided.		_	_	_
V _{SS}	58	Power supply ground connection.	Must be connected to GND.		_	_

Serial Data Input

1. When stopped with CL at the low level



2. When stopped with CL at the high level



CCB address	[42H]
D1 to D90	Display data
S0, S1	Sleep control data
K0, K1	Key scan output/segment output selection data
	Segment output port/general-purpose output port selection data
	Segment on/off control data

Control Data Functions

1. S0, S1.....Sleep control data

This control data switches the LSI between normal mode and sleep mode. It also sets the key scan output standby states for pins KS1 to KS6.

Contr	ol data	Na. J.	Seg		,	Key scan	standby mo	ode output ,	pin states	
SO	S0 S1	Mode	Oscillator	Common outputs	KS1	KS2	KS3	KS4	KS5	K\$6
0	0	Normal	Oscillator	Operation	Н	Н	Н	Н	Н	Н
0	1	Sleep	Stopped	L	L	L	L	L	L	н
] 1	0	Sleep	Stopped	L	L	L .	L	L	н	н
1	1	Sleep	Stopped	L	н	н	Н	Н	Н	Н

Note: The KS1/S44 and KS2/S45 output pins are set to the key scan output state.

2. K0, K1.....Key scan output/segment output selection data

This control data switches the KS1/S44 and KS2/S45 output pins between the key scan output and segment output functions.

Contro	ol data	Output pin states		Maximum number
Ko	K1	KS1/S44	KS2/S45	of key inputs
0	0	KS1	K\$2	30
0	1	S44	KS2	25
1	х	S44	S45	20

X: don't care

P0, P1......Segment output port/general-purpose output port selection data
 This control data switches the S1/P1 to S4/P4 output pins between the segment output port and the general-purpose output port functions.

Contro	data	Output pin states			
P0	P1	S1/P1	S2/P2	\$3/P3	S4/P4
0	0	\$ 1	S2	S 3	S4
0	1	P1	P2	S3	S4
1	0	P1	P2	P3	S4
1	1	P1	P2	P3	P4

The table below lists the correspondence between the display data and the output pins when the general-purpose output port function is selected.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D3
S3/P3	D5
S4/P4	D7

For example, if the output pin S4/P4 is set for use as a general-purpose output port, the output pin S4/P4 will output a high level when the display data D7 is 1.

4. SC.....Segment on/off control data
This control data controls the segment on/off states.

sc	Display state
0	On
1	Off

Display Data and Output Pin Correspondences


Output pin	COM1	COM2
S1/P1	D1	D2
S2/P2	D3	D4
S3/P3	D5	D6
S4/P4	D7	D8
S5	D9	D10
S6	D11	D12
S 7	D13	D14
S8	D15	D16
S9	D17	D18
S10	D19	D20
S11	D21	D22
\$12	D23	D24
S13	D25	D26
S14	D27	D28
\$15	D29	D30
S16	D31	D32
\$17	D33	D34
S18	D35	D36
S19	D37	D38
S20	D39	D40
S21	D41	D42
S22	D43	D44
S23	D45	D46
S24	D47	D48
S25	D49	D50
\$26	D51	D52
S27	D53	D54
S28	D55	D56
\$29	D57	D58
S30	D59	D60
\$31	D61	D62
S32	D63	D64
S33	D65	D66
S34	D67	D68
S35	D69	D70
S 36	D71	D72
S37	D73	D74
S38	D75	D76
S39	D77	D78
S40	D79	D80
\$41	D81	D82
S42	D83	D84
S43	D85	D86
KS1/S44	D87	D88
KS2/S45	D89	D90

For example, the output states of output pin S11 are listed in the table below.


Displa	isplay data Output pin state	
D21	D22	S11
0	0	Segment off for both COM1 and COM2
0	1	Segment on for COM2
1	0	Segment on for COM1
1	1	Segments on for both COM1 and COM2

Serial Data Output

1. When stopped with CL at the low level



2. When stopped with CL at the high level



CCB address[43H]
KD1 to KD30Key data
SASleep acknowledge data

Note: If key data is read when DO is high, the key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

Output Data

1. KD1 to KD30.....Key data

When a key matrix with up to 30 keys is formed using the KS1 to KS6 output pins and the KI1 to KI5 input pins, the key data corresponding to a given key will be 1 if that key is pressed. The table below lists that correspondence.

Item	KI1	KI2	КІЗ	KI4	KI5
KS1/S44	KD1	KD2	KD3	KD4	KD5
KS2/S45	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30

When the output pins KS1/S44 and KS2/S45 are selected for segment output by the control data K0 and K1, the key data items KD1 to KD10 will be 0.

2. SASleep acknowledge data

This output data is set according to the state when the key was pressed. If the LSI was in sleep mode, SA will be 1, and if the LSI was in normal mode, SA will be 0.

Sleep Mode


When S0 or S1 in the control data is set to 1, the oscillator at the OSC pin will stop (it will restart if a key is pressed) and the segment and common outputs will all go to the low level. This reduces the LSI power dissipation. However, the S1/P1 to S4/P4 output pins can be used as general-purpose output ports even in sleep mode if selected for such use by the P0 and P1 control data bits.

A02283

Key Scan Operation

1. Key Scan Timing


The key scan period is 375T [s]. The key scan is performed twice to reliably determine the key on/off states, and the LSI detects key data agreement. When the key data agrees, the LSI determines that a key has been pressed, and outputs a key read request (by setting DO low) 800T [s] after the key scan started. If a key is pressed again without the key data agreeing, a key scan is performed once more. Thus key on/off operations shorter than 800T [s] cannot be detected.



*1 The high or low states of these signals in sleep mode are determined by the S0 and S1 control data bits.


2. Key Scan during Normal Mode

- The pins KS1 to KS6 are set high.
- A key scan starts if any key is pressed, and the scan continues until all keys have been released. Multiple key presses can be recognized by determining if multiple key data bits have been set.
- When a key has been pressed for 800T [s] (where T = 1/f_{OSC}) or longer, a key data read request (DO is set to low) is output to the controller. The controller acknowledges this request and reads the key data. However, DO will go high when CE is high during a serial data transfer.
- After the controller has finished reading the key data, the LSI clears the key data read request (by setting DO high) and performs another key scan. Note that since DO is an open drain output, a pull-up resistor of between 1 and $10 \text{ k}\Omega$ is required.




- 3. Key Scan during Sleep Mode
 - The pins KS1 to KS6 are set high or low according to the S0 and S1 control data bits. (See the description of the control data function for details.)
 - If a key for a line corresponding to one of the pins KS1 to KS6 which is high is pressed, the oscillator at the OSC pin starts and a key scan is performed. The key scan continues until all keys have been released. Multiple key presses can be recognized by determining if multiple key data bits have been set.
 - When a key has been pressed for 800T [s] (where T = 1/f_{OSC}) or longer, a key data read request (DO is set to low) is output to the controller. The controller acknowledges this request and reads the key data. However, DO will go high when CE is high during a serial data transfer.
 - After the controller has finished reading the key data, the LSI clears the key data read request (by setting DO high) and performs another key scan. Note that since DO is an open drain output, a pull-up resistor of between 1 and 10 k Ω is required.
 - · Key scan example in sleep mode

Example: Here S0 = 0 and S1 = 1 (This is a sleep in which only KS6 is high.)



*2: These diodes are required to reliably recognize events in which three or more of the keys on the KS6 line are pressed at the same time.




A02287

Multiple Key Presses


Without the insertion of additional diodes, the LC75852 supports key scan for double key presses in general, triple key presses of keys on the lines for input pins KI1 to KI5, and multiple key presses of keys on the lines for the output pins KS1 to KS6. However, if multiple key presses in excess of these limits occur, the LC75852 may recognize keys that were not pressed as having been pressed. Therefore, series diodes must be connected to each key.

1/2 Duty - 1/2 Bias LCD Drive Scheme



RES and the Display Controller

Since the LSI internal data (D1 to D90 and the control data) is undefined when power is first applied, the output pins S1/P1 to S4/P4, S5 to S43, COM1, COM2, KS1/S44 and KS2/S45 should be held low by setting the \overline{RES} pin low at the same time as power is applied. Then, meaningless displays at power on can be prevented by transferring data from the controller and setting \overline{RES} high when that transfer has completed.



Internal Block States during the Reset Period (when RES is low)

1. CLOCK GENERATOR

Reset is applied and the basic clock stops. However, the state of the OSC pin (the normal or sleep state) is determined after the control data S0 and S1 has been sent.

2. COMMON DRIVER, SEGMENT DRIVER & LATCH

Reset is applied and the display is turned off. However, display data can be input to the LATCH.

3. KEY SCAN


Reset is applied and at the same time as the internal states are set to their initial states, the key scan operation is disabled

4. KEY BUFFER

Reset is applied and all the key data is set to the low level.

5. CCB INTERFACE, CONTROL REGISTER, SHIFT REGISTER

To allow serial data transfers, reset is not applied to these circuits.



Output Pin States during the Reset Period (when RES is low)

•			
Output pin	State during reset		
S1/P1 to S4/P4	L*3		
S5 to \$43	L		
COM1, COM2	L		
KS1/S44, KS2/S45	L•3		
KS3 to KS5	X*4		
KS6	Н		
DO	H*5		


X: don't care

Note: 3. These output plns are forcibly set to the segment output mode and held low.

4. Immediately following power on, these output pins are undefined until the control data S0 and S1 has been sent.

Since this output pin is an open-drain output, a pull-up resistor of between 1 and 10 kΩ is required. This pin is held high during the reset period even if key data is read.

Sample Application Circuit




Note: * Since DO is an open drain output, a pull-up resistor is required. Select a value (between 1 and 10 kΩ) that is appropriate for the capacitance of the external wiring so that the waveforms are not distorted.

Notes on Controller Display Data Transfer

The LC75852 transfers the display data (D1 to D90) in two operations. To assure visual display quality, all the display data should be sent within a 30 ms or shorter period.


Notes on Controller Key Data Read Techniques

- 1. Controller key data reading under timer control
 - Flowchart



A02282

• Timing Chart



t3Key scan execution time (800T [s]) when the key scan data for two key scans agrees

t5Key address (43H) transfer time

t6Key data read time

$$T = \frac{1}{f_{OSC}}$$

• Description

When determining key on/off and reading key data, the controller must confirm the state of DO output when CE is low for each period t7. When DO is low, the controller recognizes that a key has been pressed and reads the key data.


During this operation t7 must obey the following condition:

$$t7 > t5 + t6 + t4$$

If key data is read when DO is high, the key data (KD1 to KD30) and the sleep acknowledge data (SA) will be invalid.


2. Controller key data reading under interrupt control

Flowchart



A02294

· Timing Chart



A02295

.....Key data read time

 $T = \frac{1}{f_{OSC}}$

Description

When determining key on/off and reading key data, the controller must confirm the state of DO output when CE is low. When DO is low, the controller recognizes that a key has been pressed and reads the key data. After the time t8, the next key on/off determination and reading key data must be confirmed by the state of DO output when CE is low. During this operation t8 must obey the following condition:

t8 > t4

If key data is read when DO is high, the key data (KD1 to KD30) and the sleep acknowledge data (SA) will be invalid.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1996. Specifications and information herein are subject to change without notice.