SANYO

No. 3355A

LC7216M

PLL Frequency Synthesizer for Electronic Tuning

Features

Various reference frequencies, input/output ports, and a universal counter, and unlock detector.

(1) Programmable divider

• FMIN pin: 130MHz: 70mVrms/160MHz: 110mVrms input (Prescaler built-in)

• AMIN pin: Pulse swallow and direct frequency-divide method.

(2) Reference frequency: 10 user selectable reference frequencies.

100, 50, 25, 12.5, 6.25, 3.125, 10, 9, 5, and 1kHz

(3) Output port: 5 ports2 complementary outputs3N-channel open drain outputs

(4) Input port: 2 ports

(5) Universal counter: Used to measure IF signals, etc. (The IF signals counting must be sure to use together with the SD (Station Detect) signals from IF-IC.)


• HCTR pin: For frequency measurement (>70MHz input capable)

· LCTR pin: For frequency or period measurement


(6) Unlock detection for PLL: 0.55, 1.11, 2.22, 3.33 µsec phase difference

(7) Package: MFP20 (Miniflat)


Pin Assignment




Package Dimensions 3036B



Block Diagram






※Sample Crystal Resonator:

7.200MHz CL16pF (C=27pF)

- LN-X-0702 (NR-18 type)
- LN-P-0001 (AT-51 type)



Pin Description XIN, XOUT FMIN, AMIN CE, CL, DI, DO OUT1 to OUT5 IN0, IN1 HCTR, LCTR PD

:Crystal OSC (7.2MHz)
:Local oscillating signal input
:Serial data input/output

:Output ports :Input ports

:Universal counter signal input

:Charge pump output

Maximum Ratings at Ta=25℃, Vss=0V

				unit
Maximum Supply Voltage	V₀₀max	V_{DD}	-0.3 to $+7.0$	V
Input Voltage	V₁N(1)	CE,CL,DI,IN0,IN1	-0.3 to $+7.0$	V
	V₁N(2)	Input ports other than $V_{in}(1)$	-0.3 to $V_{pp} + 0.3$	٧
Output Voltage	Vour(1)	DO	-0.3 to $+7.0$	٧
	V _{ou⊤} (2)	OUT1,OUT2	-0.3 to $V_{pp} + 0.3$	V
	$V_{\text{out}}(3)$	OUT3,OUT4,OUT5	-0.3 to $+15$	V
	V _{0UT} (4)	Output ports other than $V_{out}(1),(2),(3)$	-0.3 to $V_{DD} + 0.3$	V
Allowable Power Dissipation	Pdmax	Ta≦85℃	200	mW
Operating Temperature	Topr		-40 to $+85$	°C
Storage Temperature	Tstg		-55 to $+125$	${\mathfrak C}$

Allowable Operating Condition	ns at Ta=	-40 to +85℃,	V_{ss} =0 V				
0 1 11 1				min	typ	max	unit
Supply Voltage	V _{DD} (1)	VDB		4.5		6.5	V
	$V_{oo}(2)$	Vpp	Crystal OSC	3.5		6.5	V
High Level Input Voltage	V _{1H} (1)	CE,CL,DI IN0,IN1		2.2		6.5	٧
	V _{IH} (2)	LCTR	Pulse wave, DC	0.7V _{DO} (1)		V _{DD} (1)	٧
			coupling Note				
Low Level Input Voltage	V ₁₁ (1)	CE,CL,DI IN0,IN1		0		0.7	٧
	V _{IL} (2)	LCTR	Note -	4) 0	0.3	V ₀₀ (1)	V
Output Voltage	$V_{\text{out}}(1)$	DO				6.5	V
	$V_{out}(2)$	OUT3 to OUT	5			13	V
Input Frequency	f _{IN} (1)	XIN	Sine wave, capacitive coupling, V _{DD} (2)	1.0	7.2	8.0	MHz
	f _{IN} (2)	FMIN	Sine wave, capacitive	Note 1) 10		130	MHz
			coupling, V₀₀(1)		Note 5)		MHz
	$f_{IN}(3)$	AMIN	Sine wave, capacitive	Note 1)0.5		40	MHz
			coupling, V _{oo} (1)			40	
	$f_{IN}(4)$	HCTR	Sine wave, capacitive	Note 2) 10		60	MHz
			coupling, V _{DD} (1)		Note 6)	(70)	MHz
	f _{IN} (5)	LCTR	Sine wave, capacitive coupling, V _{DD} (1)	Note 3) 15		500	kHz
	f _{1N} (6)	LCTR	Pulse wave, DC coupling	Note 4)1.0	20	0×10³	Hz
Crystal Oscillator Frequency	X'tal	$X_{IN} - X_{OUT}$	Cl≦50Ω	3.0	7.2	8.0	MHz
Input Amplitude	V _{IN} (1)	XIN	Sine wave, capacitive coupling, V _{pp} (1)	0.5		1.5	Vrms
	$V_{in}(2)$	FMIN	Sine wave, capacitive	0.07		0.5	Vrms
				ote 5)(0.11)			Vrms
	∧¹"(3)	AMIN	Sine wave, capacitive coupling, V _{DD} (1)	0.07		0.5	Vrms
	V _{IN} (4)	HCTR	Sine wave, capacitive	Note 210 07		0.5	Vrms
	+ 1M(+/		•	ote 6)(0.11)		0.5	Vrms
	V _{IN} (5)	LCTR	Sine wave, capacitive			Λ =	
	A IM(A)	LOTIN	coupling, V _{DD} (1)	14018 370.07		0.5	Vrms

Note 1) DV and SP represent 1 bit within serial data.

*:Don't care

DV	SP	Input frequencyt	1/2 divider	1/16,17 swallow	12-bit main divider	Input pin
1	*	10 to 130(160)MHz	0	0	0	(FMIN)
0	1	2 to 40 MHz	_	0	0	(AMIN)
0	0	0.5 to 10 MHz	_	_	0	(AMIN)

Note 2) Frequency measurement

Note 3) Frequency measurement

Note 4) Period measurement

Note 5) $f_{1N}(2)$ 10 to 160MHz/ $V_{1N}(2)$

0.11Vrms (min)

Note 6) $f_{IN}(4)$ 10 to 70MHz/ $V_{IN}(4)$

0.11Vrms (min)

Electrical Characteristics und	er allowat	ole operating condi	itions				
				min	typ	max	unit
Built-in Feedback Resistance	R _i (1)	XIN			1.0		МΩ
	$R_{r}(2)$	FMIN			500		kΩ
	$R_{i}(3)$	AMIN			500		kΩ
	$R_{f}(4)$	HCTR			500		kΩ
	R _r (5)	LCTR			500		kΩ
Hysteresis Width	V _H	LCTR		0.1V _{DD}	(0.6V _{DD}	V
High Level Input Current	I _{IH} (1)	CE,CL,DI	$V_1 = 6.5$	•		5.0	μА
	I _{1H} (2)	IN0,IN1	$V_i = V_{DD}$			5.0	μА
	I _{1H} (3)	XIN	$V_1 = V_{DD}$			20	μА
	I _{1H} (4)	FMIN,AMIN	$V_1 = V_{00}$			40	μА
	I _{1H} (5)	HCTR,LCTR	$V_I = V_{DD}$			40	μА
Low Level Input Current	_{լե} (1)	CE,CL,D!	$V_1 = V_{ss}$			5.0	μА
	₁₄ (2)	IN0,IN1	$V_1 = V_{ss}$			5.0	μА
	l ₁₀ (3)	XIN	$V_1 = V_{ss}$			20	μΑ
	1,(4)	FMIN, AMIN	$V_1 = V_{ss}$			40	μA
	I ₁₁ (5)	HCTR,LCTR	$V_1 = V_{sa}$			40	μА
High Level Output Voltage	V _{oH} (1)	OUT1,OUT2	l₀=1mA	V _{DD} -1.0			V
	V _{oH} (2)	PD	I₀=0.5mA	$V_{DD} - 1.0$			v
Low Level Output Voltage	V _{oL} (1)	OUT1,OUT2	l₀=1mA	100 1.0		1.0	v
	V _{oL} (2)	PD	I _o =0.5mA			1.0	v
	V _{or} (3)	OUT3 to OUT5	I _o =5mA			1.0	v
	V _{DL} (4)	DO	I₀=5mA			1.0	V
Output Off Leak Current	l _{off} (1)	OUT3 to OUT5	V _o =13V			5.0	
on part of the death of the	l _{off} (2)	DO	V _o =6.5V			5.0	μA μA
High Level 3-State Off Leak	l _{offh}	PD	V ₀ =V _{DD}		0.01	10.0	
Current						10.0	nA
Low Level 3-Stage Off Leak Current	I _{OFFL}	PD	$V_0 = V_{ss}$		0.01	10.0	nΑ
Input Capacitance	Cin	FMIN, HCTR		1	2	3	pF
Supply Current	I ₀₀ (1)	Voo	$f_{IN}(2) = 130 MHz$	•	20	30	mA
1,7.7	700177	- 55	$V_{iN}(2) = 70 \text{mVrms}$		20	30	111/5
			Crystal 7.2MHz OSC i	ie			
		•	connected.	ı .			
			Other input pins=V _{ss}				
			Output pins=Open				
	I _{DD} (2)	V _{DD}	PLL partially stops		1.0		m 1
	100(2)	▼ DD	(PLL inhibit).		1.0		mΑ
			Crystal OSC operates.				
			Crystal 7.2MHz OSC i				
		•	connected.	3			
			Other input pins=V _{ss}				
			Output pins=Open				

Note) Use a capacitor of 2000pF or more between power supplies V_{pd} and V_{ss} .

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Pin Description


Symbol	Pin No.	Description	Function	Input/output
XIN XOUT	1 20	X'tal OSC	Crystal oscillator (7.2MHz) is connected.	Input Output
FMIN	16	Local oscillation signal input	 FMIN is selected by sepcifying serial data input: DV=1 Frequency between 10 and 130MHz is input (70mVrms min). Signals are set to the swallow counter via built-in prescaler (1/2). From 256 to 65536 frequency divisions are selected but this value can be doubled with built-in prescaler (1/2). 	Input
AMIN	15	Local oscillation signal input	 AMIN is selected by specifying serial data input: DV=0. When serial data input: SP=1 is specified. Input frequency is between 2 and 40 MHz (70mVrms min). Signals are not sent to built-in prescaler (1/2), but are directly transferred to swallow counter. From 256 to 65536 frequency divisions are selected and used as is. When serial data input: SP=0 is specified, Input frequency is between 0.5 and 10MHz (70mVrms min). Signals are directly transferred to a 12-bit programmable divider. From 4 to 4095 frequency divisions are selected and used as is. 	Input
PD	18	Charge pump output	• This is an output terminal for PLL charge pump signals. If the local oscillation signal frequency divided by N is higher than the reference frequency, high level signals are output from PD; if it is lower than the reference frequency, low level signals are output. If it is the same as the reference frequency, the signals are floated.	3 state
V _{DD}	17	Power supply	 Power is supplied to LC7216M via this pin. During PLL operation, 4.5 to 6.5V is applied. If only a crystal oscillation circuit is used for the controller clock and time base for the clock, the power supply can be reduced to a minimum of 3.5V. 	_

Symbol	Pin No.	Description	Function	Input/output
V _{SS}	19	Ground	This pin is tied to the ground of LC7216M.	_
CE	2	Chip enable	High level signals are input during serial data input (DI) or output (DO).	Input
CL	4	Clock	Data is synchronized by this clock signal during serial data input (DI) or output (DO).	Input *
DI	3	Input data	 Serial data transferred from controller to LC7216M is input to this pin. A total of 36 bits of data should be input for initialization. 	input *
DO	5	Output data	 Serial data transferred from the controller to LC7216M output from this pin. By synchronizing it with CL, 28 bits of the contents of the internal shift register can be output. 	Output (N-channel open drain)
OUT1 OUT2 OUT3 OUT4 OUT5	8 9 10 11 12	Output port	Bits 01 to 05 of serial data, transferred from the controller, are latched, and the data is inverted and output in parallel. OUT1 and OUT 2 are complementary out puts. OUT3, OUT4, and OUT5 are N-ch open drain outputs (voltage durability: 13V).	Output
INO IN1	6 7	Input port	Contents of input ports IN0 and IN1 are converted from parallel to serial form and are output from output pin DO.	Input *
HCTR	14	Universal counter frequency measuring signal input pin	 HCTR is selected by specifying spiral data input: SC=1. Input frequency is between 10 and 60 MHz (70mVrms min). Since signals are sent to a universal counter (20-bit binary counter) via a 1/8 of the actual frequency input to HCTR. When HCTR is selected, either 120msec or 60msec can be specified as the measuring time in the frequency measurement mode. (GT=1/0; 120/60msec) Result can be output from MSB of the universal counter via output pin DO. 	Input

Symbol	Pin No.	Description	Function	Input/output
LCTR	13	Universal counter frequency/period measuring signal input pin	 LCTR is selected by specifying serial data input: SC=0. If serial data input: SF=1 is set,	Input

^{*} High and low level input voltage to CE, CL, DI, IN0 and IN1 are held to the following range, respectively, regardless of the supply voltage (V_{DD}): V_{IH} =2.2 to 6.5V, V_{IL} =0 to 0.7V

Structure of Control Data (Serial Data Input)



The control serial data of LC7216M consists of 36 bits. When power is turned on, data should be entered on every one of these bits for initialization. However, the last two bits are not related to the user, because data on these bits is used for switching the test mode.


After initialization, only the contents of DO through CTEN (the first 24 bits) can be changed without affecting the rest of the bits (the last 12 bits) using the serial data input mode. Data is input at the DI pin.

Symbol	Control section/data Description						
		of th Data The	ie prog i is in LSB	gramn bina	ne number of fre nable divider. ry notation and E ds on the DV a	D15 is the MSB.	
	Programmable divider data	DV	SP	LSB	No. of divisions	Actual No. of divisions	DV
(1)		1	*	D ₀	256 to 65535	Twice the set value	
	D0 to D15	0	1	D0	256 to 65535	Set value	SP
		0	0	D4	4 to 4095	Set value	
		lf th value). 	is D	4, the data in D0	•	
(2)	Output port data O1 to O5	OUT O1 d OUT high. • Can l	1 to C eterm 1 is s the s	OUT5. ines c et low ame a d to s	utput from OUT; and when O1= pplies to O2 to O! witch bands and f	1. When O1 = 1, 0, OUT1 is set	
		CTEN count put in	N=0, ter is nto th	the ur reset, e pull-	e the universal niversal counter, and both HCTR down (GND) sta	or 20-bit binary and LCTR are te.	
(3)	Universal counter starting data	from	reset	, end	the universal cou counts signals i one is specified I	nput to HCTR	SC
,,,,	CTEN	count Unive	SF GT				

Symbol	Control section / data Description							
(4)	Reference frequency data R0 to R3	• Used to select a reference frequency from among 10 options, and inhibit PLL operation of LC7216M, i.e., put it into backup mode. (unit: kHz) R0 R1 R2 R3 Reference frequency 0 0 0 0 1 100 0 0 0 1 50 0 0 1 0 25 0 0 1 1 25 0 1 0 0 12.5 0 1 0 1 6.25 0 1 1 0 3.125 0 1 1 1 3.125 1 0 0 0 1 9 1 0 0 9 10 1 0 0 5 1 0 1 0 5 1 0 1 0	Related dat					
(5)	Divider select data	 DV is used to select the input pin (either FMIN or AMIN) of local oscillation signal. SP is used to switch the input frequency range for AMIN selection. 						
(6)	Sensitivity select data	DV SP Input pin Input frequency range						
		1 * FMIN 10 to 130MHz 0 1 AMIN 2 to 40MHz						
	SP		İ					
		0 0 AMIN 0.5 to 10MHz						
		I	1					

Symbol	Control section/data		Description					
(7)	Universal counter input pin select data	or • SF me HC	LCTF is us int fo	R) of the unive led to switch for LCTR selections selected,	ne input pin (either HCTR rsal counter. Frequency / period measurection. SF is invalid when in which case frequency atically selected.			
		DV	SP	Input pin	Input frequency range	CTEN		
(8)	Universal counter	1	*	HCTR	Frequency (sine wave)	GT		
	frequency/period switch data	0	1	LCTR	Frequency (sine wave)			
	SF	0	0	LCTR	Period (pulse)			
(9)	Universal counter count time select data	que for GT GT (F	• GT is used to select the measuring time for frequency measurement, or the number of cycles for period measurement. GT = 1; 120 ms/2 cycles GT = 0; 60 ms/1 cycle (Frequency measurement/period measurement)					
(10)	Time base output data TB	TB=	TB=0					
(11)	LSI test data	not Set	user- T0 ar	related data. Id T1 to 0 norn	o switch LSI test modes, nally. O for TO and T1 at power-			

Structure of DO Output (Serial Data Output)



LC7216M has 28-bit shift registers which can output to the DO pin the contents of input ports INO and IN1, and a universal counter (20-bit binary counter).

The contents of each shift register are determined (latched) when the serial data output mode is selected.

No.	Data	Description
(1)	Input port data	 Latched contents of input ports INO and IN1 are placed in I₀ and I₁, respectively.
(2)	Universal counter binary data C ₁₀ to C ₀	 Latched contents of universal counter (20-bit binary counter) are placed in C₁₀ to C₀. C₁₀ ←MSB or 20-bit binary counter. C₀ ←LSB of 20-bit binary counter.
(3)	PLL unlock data UL3 to UL0	• Latched contents of unlocked detector are placed in UL3 to UL0. When phase difference more than shown below occurs, each of UL3 to UL0 is set to "1". UL0: 1.11µsec. UL1: 2.22µsec. UL2: 3.33µsec. UL3: 0.55µsec. (Crystal: 7.2MHz)


Input/Output of Serial Data

The LC7216M provides two input modes for control data (serial data input) and one output mode for DO output (serial data output). Data is input or output when one of these modes is selected.


The mode is set by the four bits A_0 to A_3 (from the DI pin) sent immediately before the CE pin is set high, then synchronized with the clock (CL), and selected when CE is set high.

Mode	A₃	A₂	A۱	A	Input/output	Description
1	0	0	0	1	Serial data (all bits) input	 All bits (36 bits) of control data (serial data) are input in this mode. It is used during initialization following power ON sequence, or when data that cannot be changed in mode 2 is to be changed. All 36 bits are input from the DI pin of LC7216M.
2	0	o	1	0	Serial data (part of bits) input	• A part (24 bits) of control data (serial data) is input in this mode. It is used to change the 24 bits comprising (1) the programmable divider data (D ₀ to D ₁₅), (2) the output port data (O ₁ to O ₅), and (3) the universal counter starting data (CTEN). Data in the other 12 bits does not change at this time. (If this part of data is to be changed, select mode 1.)
3	0	0	1	1	Serial data output	This mode is used to output (1) input port data, and (2) universal counter binary data from DO.
	0 to	1 to 0	0 to 0	0 to 0	Invalid setting	Serial data is neither input nor output.
					CLCL	Mode selection determined. X A3 X

i) Input of serial data (mode 1, mode 2) t1≥1.5µs . t2≥0µs . t3≥1.5µs . t4<1.5µs .




- 1) In mode 1: A total of 40 bits consisting of mode select data (4 bits) and control data (36 bits) are synchronized with the clock (CL) and input from the DI pin (data from D₀ to T₁).
- 2) In mode 2: A total of 28 bits consisting of mode select data (4 bits) and control data (24 bits) are synchronized with the clock and input from the DI pin (data from D₀ to CTEN).
- ii) Output of serial data (mode 3) $t1 \ge 1.5 \mu s$, $t2 \ge 0 \mu s$, $t3 \ge 1.5 \mu s$, $t5 < 1.5 \mu s$. (DO is the N-ch open drain terminal and the change time depends on the pull-up resistance value.)



3) In mode 3: The serial data output mode (mode 3) is selected by specifying the mode select data (4 bits). Setting CE high allows I₀ to be output to DO.

Once CE is put high data is output to the DO pin when the internal shift register contents shift as CL falls. (To output data up to UL_0 , 27 clocks are required after CE is set high.) When this mode is selected, DO is forcibly set high as CE goes low, and set low when the INO pin changes, or after the measurement using the universal counter is finished (the completion of measurement has priority over the change of INO level).

Structure of Programmable Divider




	DV	SP	Input pin	No. of divisions	Actual No. of divisions	Input frequency range
(A)	1	*	FMIN	256 to 65535	Twice the set value	10 to 130MHz
(B)	0	1	AMIN	256 to 65535	Set value	2 to 40MHz
(C)	0	0	AMIN	4 to 4095	Set value	0.5 to 10MHz

Notes:

- 1) When FMIN (A) is selected, the actual number of frequency divisions is twice the set number of divisions. For example, if the set number of divisions=1000, the actual number of divisions=2000. If set number of divisions=1001, the actual number of divisions=2002. In other words, the reference frequency multiplied by 2 is used for the channel step.
- 2) To set the channel step to 9, 5, or 1kHz during FMIN (A), the crystal OSC should be changed to 3.6MHz. Remember that the times listed in the following table also refer to the crystal OSC, and therefore, change as the crystal OSC changes.
 When 3.6MHz is used for the crystal OSC, care should be taken for overtone oscillation.

Dawanatan	X'tal		
Parameter	7.2MHz	3,6MHz	
Frequency measuring time	120/60ms	240/120ms	
Frequency measuring check signal	900kHz	450kHz	
Reference frequency	100, 50, 25, 10, 9, 5, 1kHz	50, 25, 12.5, 5, 4.5, 2.5, 0.5kHz	
Serial data input/output (CL)	t1≧1.5µs t3≧1.5µs	t1≧3.0⊬s t3≧3.0⊬s	

Structure of Universal Counter



	sc	SF	Input pin	Measurement	Frequency range	GT (1/0)
S1	1	*	HCTR	Frequency	10 to 60MHz (sine wave)	120ms /60ms
S2	0	1	LCTR	Frequency	15 to 500kHz (sine wave)	120ms /60ms
S3	0	0	LCTR	Period	1Hz to 20kHz (pulse)	2-cycle / 1-cycle

The universal counter of LC7216M consists of a 20-bit binary counter. The count value can be read from the MSB via pin DO.

When the universal counter is used to measure the frequency, the measuring time can be selected from between 120ms and 60ms by setting the GT value. The frequency of the signals input to the HCTR or LCTR pin is determined by the pulse count on the universal counter within the selected measuring time.


When the universal counter is used to measure the period, the period of signals input to the LCTR pin is determined by the check signal (900kHz) count on the universal counter within the selected cycle (2- or 1-cycle) of signals input to LCTR.

The universal counter starts counting when serial data CTEN is set to 1. Serial data is determined inside the LC7216M by dropping CE from high to low. However, signal must be input to the HCTR or LCTR pin within 10ms after CE goes low.

Upon completion of measurement, the result on the universal counter must be read out while CTEN=1 (when CTEN=0, the universal counter is reset).


It should be noted that the universal counter should be reset by setting CTEN to 0 before counting is started. The signal input to the LCTR pin are sent directly to the universal counter while those input to the HCTR pin are 1/8 divided before being sent to the universal counter. The result on the universal counter is, therefore, 1/8 value of the actual frequency input to HCTR.

When the universal counter is used as the IF counter, the state of the IF-IC SD (station detect) signal must be checked by the microcontroller and the IF counter buffer output turned on only after the SD signals are activated. Auto-search techniques using only the IF counter are not advisable since it is possible that the search can stop incorrectly at a location that does not have a station due to IF counter buffer leakage output.




The DO pin is forcibly set high when the universal counter starts counting (CTEN=1), and automatically goes low after the measurement is finished (i.e., after 120 or 60msec, or a signal input in 1- or 2-cycle). DO can, therefore, be used to check the measured value.

i) Universal counter is not used (CTEN=0) DO: Changes in external signals can be checked.




- 1) Select mode 3 to output data from DO. DO automatically goes high after outputting data (CE Low).
- When INO changes, DO automatically goes low.
 (i.e., changes in external signals input to INO can be checked).

ii) Universal counter is used DO: Completion of counting by universal counter can be checked.



- 3) While CTEN=1, DO is inhibited from going low by INO, and is automatically set high.
- 4) When the measurement with the universal counter is finished, DO automatically goes low (i.e., the completion of measurement can be checked).

PLL Unclock Detector



Internal data UL(n) is set/reset on the positive transition of ϕ ERROR signal/CE signal, respectively. In mode 3 (data output), ϕ ERROR data UL(n) after the previous positive transition of CE signal is read. In the example shown above, data for the period of t_0 to t_1 is read.

		UL(n)
		3210
φ ERROR≪0.55μs		0000
0.55 µs≦ ф ERROR<1.11 µs		1000
1.11μs≦ φ ERROR<2.22μs		1001
2.22 μs≦ φ ERROR<3.33 μs		1011
3.33µs≦ ∳ ERROR		1111

When \$\phi ERROR\$ mode than shown below occurs, each of UL3 to UL0 is set to "1".

UL0:1,11µs .

UL1:2.22µs .


UL2:3.33µs

UL3:0.55µs .

φ ERROR: Phase difference (Crystal 7.2MHz)

Sample Application System

• FM/AM (IF counting is carried out.)



- Note 1) The capacitance of the coupling capacitors for the FMIN, AMIN, HCTR and LCTR pins should be set between 50 and 100pF (it may be 1000 pF if LCTR is selected at 100kHz or less).
- Note 2) Place the coupling capacitor near the pin.
- Note 3) The IF signals measurement should be done after the IF-IC SD (station detect) signals are activated.

```
1) FM: For 100kHz step
  When FM RF = 90MHz (IF= +10.7MHz),
  FM VCO=100.7MHz
  Select PLL fref=50kHz
     DV=1 (FMIN)
     SP = * \int
 Set N=1007
 When N is the number of frequency divisions on the programmable divider (decimal).
2) AM: For 10kHz step
  When AM RF=1000kHz (IF=+450kHz),
 AM VCO=1450kHz
 Select PLL fref = 10kHz
     DV=0 (AMIN: Low speed)
    SP=0
Set N=145
Where N is the number of frequency divisions on the programmable divider (decimal).
 *: Don't care
```