Features

- Utilizes the AVR[®] Enhanced RISC Architecture
- 121 Powerful Instructions Most Single Clock Cycle Execution
- 128K bytes of In-System Reprogrammable Flash (ATmega103/L) 64K bytes of In-System Reprogrammable Falsh (ATmega603/L)
 - Serial Interface for Program Downloading
 - Endurance: 1,000 Write/Erase Cycles
- 4K bytes EEPROM (ATmega103/L)
- 2K bytes of EEPROM (ATmega603/L)
- Endurance: 100,000 Write/Erase Cycles
- 4K bytes Internal SRAM
- 32 x 8 General Purpose Working Registers + Peripheral Control Registers
- 32 Programmable I/O Lines, 8 Output Lines, 8 Input Lines
- Programmable Serial UART + SPI Serial Interface
- V_{CC} Supply
 - 2.7 6.0V (ATmega603L/ATmega103L)
 - 4.0 6.0V (ATmega603/ATmega103)
- Fully Static Operation
 - 0 6 MHz (ATmega603/ATmega103)
 - 0 4 MHz (ATmega603L/ATmega103L)
- Up to 6 MIPS Throughput at 6 MHz
- RTC with Separate Oscillator
- Two 8-Bit Timer/Counters with Separate Prescaler and PWM
- One 16-Bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and Dual 8-, 9- or 10-Bit PWM
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- 8-Channel, 10-Bit ADC
- Low Power Idle, Power Save and Power Down Modes
- Software Selectable Clock Frequency
- Programming Lock for Software Security

Pin Configuration





8-Bit **AVR**[®] Microcontroller with 64K/128K Bytes In-System Programmable Flash

ATmega603 ATmega603L ATmega103 ATmega103L Preliminary





Block Diagram



Figure 1. The ATmega603/103 Block Diagram

Description

2

The ATmega603/103 is a low-power CMOS 8-bit microcontroller based on the *AVR* enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega603/103 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega603/103 provides the following features: 64K/128K bytes of In-system Programmable Flash, 2K/4K bytes EEPROM, 4K bytes SRAM, 32 general purpose I/O lines, 8 Input lines, 8 Output lines, 32 general purpose working registers, 4 flexible timer/counters with compare modes and PWM, UART, programmable Watchdog Timer with internal oscillator, an SPI serial port and three software selectable power saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next

ATmega603/L and ATmega103/L

interrupt or hardware reset. In Power Save mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high-density non-volatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through a serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with a large array of ISP Flash on a monolithic chip, the Atmel ATmega603/103 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega603/103 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Comparison Between ATmega 603 and ATmega 103

The ATmega603 has 64K bytes of Downloadable Flash, 2K bytes of EEPROM, and 4K bytes of internal SRAM. The ATmega603 does not have the ELPM instruction.

The ATmega103 has 128K bytes of Downloadable Flash, 4K bytes of EEPROM, and 4K bytes of internal SRAM. The ATmega103 has the ELPM instruction, necessary to reach the upper half of the Flash memory for constant table lookup.

Table 1 summarizes the different memory sizes for the two devices.

Table 1. Memory Size Summary

Part	Flash	EEPROM	SRAM	
ATmega603	64K bytes	2K bytes	4K bytes	
ATmega103	128K bytes	4K bytes	4K bytes	

Pin Descriptions

VCC

Supply voltage

GND

Ground

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A serves as Multiplexed Address/Data bus when using external SRAM.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O pins with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low, will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

Port C (PC7..PC0)

Port C is an 8-bit Output port. The Port C output buffers can sink 20 mA.

Port C also serves as Address output when using external SRAM.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port E output buffers can sink 20 mA. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated.

Port E also serves the functions of various special features.

Port F (PF7..PF0)

Port F is an 8-bit Input port. Port F also serves as the analog inputs for the ADC.

RESET

input. A low on this pin for two machine cycles while the oscillator is running resets the device.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier

TOSC1

Input to the inverting Timer/Counter oscillator amplifier

TOSC2

Output from the inverting Timer/Counter oscillator amplifier

WR

External SRAM Write Strobe.

RD

External SRAM Read Strobe.

ALE

ALE is the Address Latch Enable used when the External Memory is enabled. The ALE strobe is used to latch the low-order address (8 bits) into an address latch during the first access cycle, and the AD0-7 pins are used for data during the second access cycle.





AVCC

This is the supply voltage to the A/D Converter. It should be externally connected to V_{CC} via a low-pass filter. See page 52 for details on operation of the ADC.

AREF

This is the analog reference input for the ADC converter. For ADC operations, a voltage in the range AGND to AVCC must be applied to this pin.

AGND

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

PEN

This is a programming enable pin for the low-voltage serial programming mode. By holding this pin low during a poweron reset, the device will enter the serial programming mode.

Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3. For the Timer Oscillator pins, OSC1 and OSC2, the crystal is connected directly between the pins. No external capacitors are needed. The oscillator is optimized for use with a 32,768Hz watch crystal. An external clock signal applied to this pin goes through the same amplifier having a bandwidth of 256kHz. The external clock signal should therefore be in the interval 0Hz - 256kHz.

Figure 2. Oscillator Connections



Figure 3. External Clock Drive Configuration



ATmega603/103 Architectural Overview

The fast-access register file contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bit X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 4 shows the ATmega603/103 AVR Enhanced RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses, allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.



Figure 4. The ATmega603/103 AVR Enhanced RISC Architecture

The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system programmable Flash memory. With a few exceptions, AVR instructions have a single 16-bit word format, meaning that every program memory address contains a single 16-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 16-bit stack pointer SP is read/write accessible in the I/O space.

The 4000 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

The memory spaces in the AVR architecture are all linear and regular memory maps.



AIMEL

ATmega603/103 Register Summary

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Page
\$3F (\$5F)	SREG	1	Т	Н	S	V	N	Z	С	page 14
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 14
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 14
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	page 14
\$3B (\$5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZO	page 15
\$3A (\$5A)	EICR	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 23
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	page 20
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	-	-	-	-	page 22 page 22
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	
\$36 (\$56)	TIFR	OCIE2 OCF2	TOV2	ICF1	OCIE IA OCF1A	OCIE IB OCF1B	TOV1	OCIE0 OCF0	TOV0	page 23
, ,								OCFU	1000	page 24
\$35 (\$55)	MCUCR	SRE -	SRW	SE -	SM1	SM0 -	-	- EXTRF	- PORF	page 15
\$34 (\$54)	MCUSR		-		-		-			page 21
\$33 (\$53)	TCCR0	-	PWM0	COM01	COM00	CTC0	CS02	CS01	CS00	page 28
\$32 (\$52)	TCNT0	Timer/Counte	, ,							page 30
\$31 (\$51)	OCR0		er0 Output Comp	are Register						page 30
\$30 (\$50)	ASSR	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	page 32
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	PWM11	PWM10	page 34
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10	page 36
\$2D (\$4D)	TCNT1H		er1 - Counter Reg							page 36
\$2C (\$4C)	TCNT1L		er1 - Counter Reg							page 36
\$2B (\$4B)	OCR1AH		er1 - Output Com	9	0,					page 36
\$2A (\$4A)	OCR1AL		er1 - Output Com							page 36
\$29 (\$49)	OCR1BH		er1 - Output Com							page 36
\$28 (\$48)	OCR1BL	Timer/Counter	er1 - Output Com	pare Register B I	Low Byte					page 36
\$27 (\$47)	ICR1H	Timer/Counter	er1 - Input Captu	re Register High I	Byte					page 37
\$26 (\$46)	ICR1L	Timer/Counter	er1 - Input Captu	re Register Low E	Byte					page 37
\$25 (\$45)	TCCR2	-	PWM2	COM21	COM20	CTC2	CS22	CS21	CS20	page 28
\$24 (\$44)	TCNT2	Timer/Counter	er2 (8 Bit)							page 30
\$23 (\$43)	OCR2	Timer/Counter	er2 Output Comp	are Register						page 30
\$21 (\$47)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	page 39
\$1F (\$3F)	EEARH	-	-	-	-	EEAR11	EEAR10	EEAR9	EEAR8	page 40
\$1E (\$3E)	EEARL	EEPROM Ad	dress Register L		•		•	•	•	page 40
\$1D (\$3D)	EEDR	EEPROM Da	ata Register							page 40
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	page 40
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 56
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 56
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 56
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 58
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 58
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 58
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 63
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 64
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 64
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 64
\$0F (\$2F)	SPDR	SPI Data Reg		-	1	-	1	1	-	page 45
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	-	page 45
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	page 45
\$0C (\$2C)	UDR	UART I/O Da		- 5.05						page 48
\$0B (\$2B)	USR	RXC	TXC	UDRE	FE	OR	-	-	-	page 48
\$0A (\$2A)	UCR	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	page 40 page 49
\$0A (\$2A) \$09 (\$29)	UBRR		Rate Register	UDINE	INALIN		01113	ITAD0	1700	page 49 page 50
\$09 (\$29) \$08 (\$28)	ACSR	ACD	- rate Register	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 50 page 51
\$08 (\$28) \$07 (\$27)	ADMUX	ACD -	-	-	- ACI	ACIE -	MUX2	MUX1	MUX0	page 51
	ADMOX	ADES					ADPS2	ADPS1	ADPS0	
\$06 (\$26)			ABSY	ADRF	ADIF	ADIE				page 53
\$05 (\$25)	ADCH	-	-	-	-	-	-	ADC9	ADC8	page 54
\$04 (\$24)	ADCL	ADC7	ADC6	ADC5 PORTE5	ADC4	ADC3	ADC2	ADC1	ADC0	page 54
	DODT-				PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	page 67
\$03 (\$23)	PORTE	PORTE7	PORTE6							
\$03 (\$23) \$02 (\$22)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	page 67
\$03 (\$23)										page 67 page 67 page 71

6

ATmega603/L and ATmega103/L

ATmega603/103 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC A	ND LOGIC INSTRU	CTIONS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FF - K)$	Z,N,V Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow SFF$	None	1
BRANCH INST		Set Register	Ku — ƏFF	NOTE	-
RJMP	-	Deletive lump	PC ← PC + k + 1	Naza	2
IJMP	k	Relative Jump	$PC \leftarrow PC + K + 1$ $PC \leftarrow Z$	None	2
JMP	L.	Indirect Jump to (Z) Direct Jump	$PC \leftarrow Z$ $PC \leftarrow k$	None	3
	k				
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call		None	4
RET		Subroutine Return		None	4
RETI		Interrupt Return		1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd - K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
	1		· · · · · · · · · · · · · · · · · · ·		





ATmega603/103 Instruction Set Summary (Continued)

ELPM ⁽⁾	FER INSTRUCTIONS				
		Extended Load Program Memory	$R0 \leftarrow (Z+RAMPZ)$	None	3
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LDI	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement		None	2
			$(Z + q) \leftarrow Rr$		
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-T	FEST INSTRUCTION	S			
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Ru	Logical Shint Len		2,0,11, 0	
	Rd	Logical Shift Left	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL					
ROL ROR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
	Rd Rd	Logical Shift Right Rotate Left Through Carry	$\begin{array}{c} Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \end{array}$	Z,C,N,V Z,C,N,V	1
ROR	Rd Rd Rd	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry	$\begin{array}{c} Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\\\ Rd(n) \leftarrow Rd(n+1), n=0.6 \end{array}$	Z,C,N,V Z,C,N,V Z,C,N,V	1 1 1
ROR ASR	Rd Rd Rd Rd Rd	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles	$eq:rescaled_$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None	1 1 1 1
ROR ASR SWAP BSET	Rd Rd Rd Rd Rd S	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set	$eq:rescaled_$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s)	1 1 1 1 1
ROR ASR SWAP	Rd Rd Rd Rd Rd S S	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None	1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T	$\begin{tabular}{ c c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T	1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD	Rd Rd Rd Rd Rd S S	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register	$\begin{tabular}{ c c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None	1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry	$\begin{tabular}{ c c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C	1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry	$\begin{tabular}{ c c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C	1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{tabular}{ c c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N	1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$\begin{tabular}{ c c c c } \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0.6 \\ \hline Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \end{tabular}$	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N N Z	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z I I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLZ SEI CLI SES	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I I S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLZ SEI CLZ SEI CLI SES CLS	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I I S S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I I S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLZ SEI CLZ SEI CLI SES CLS	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I I S S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I I S S V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Plag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow.	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z Z I S S V V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow. Clear Twos Complement Overflow	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z Z Z S S V V T	1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Carry Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow. Clear Two SComplement Overflow Set T in SREG Clear T in SREG	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C C N Z J N S V V T H	1 1 1 1 1 1 1 1 1 1 1 1
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Carry Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow. Clear T in SREG Clear T in SREG Clear Half Carry Flag in SREG	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C Z Z I S S V V T H H	1 1 1 1 1 <tr< td=""></tr<>
ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH	Rd Rd Rd Rd Rd s s Rr, b	Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Carry Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow. Clear Two SComplement Overflow Set T in SREG Clear T in SREG	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C C N Z J N S V V T H	1 1 1 1 1 1 1 1 1 1 1 1

ATmega603/L and ATmega103/L 8

ATmega603/L and ATmega103/L

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 6.0V	ATmega603L-4AC	64A	Commercial (0°C to 70°C)
		ATmega603L-4AI	64A	Industrial (-40°C to 85°C)
6	4.0 - 6.0V	ATmega603-6AC	64A	Commercial (0°C to 70°C)
		ATmega603-6AI	64A	Industrial (-40°C to 85°C)
4	2.7 - 6.0V	ATmega103L-4AC	64A	Commercial (0°C to 70°C)
		ATmega103L-4AI	64A	Industrial (-40°C to 85°C)
6	4.0 - 6.0V	ATmega103-6AC	64A	Commercial (0°C to 70°C)
		ATmega103-6AI	64A	Industrial (-40°C to 85°C)

Ordering Information

Package Type		
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	



Packaging Information



