

LMX2330U/LMX2331U/LMX2332U

PLLatinum™ Ultra Low Power Dual Frequency

Synthesizer for RF Personal Communications

LMX2330U 2.5 GHz/600 MHz

LMX2331U 2.0 GHz/600 MHz

LMX2332U 1.2 GHz/600 MHz

General Description

The LMX233xU devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX233xU devices are designed for use as RF and IF local oscillators for dual conversion radio transceivers.

A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler. Using a proprietary digital phase locked loop technique, the LMX233xU devices generate very stable, low noise control signals for RF and IF voltage controlled oscillators. Both the RF and IF synthesizers include a two-level programmable charge pump. The RF synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three-wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX233xU family features ultra low current consumption:

LMX2330U (2.5 GHz)—3.3 mA, LMX2331U (2.0 GHz) -2.9 mA, LMX2332U (1.2 GHz)-2.5 mA at 3.0V.

The LMX233xU devices are available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP surface mount plastic packages.

Features

- Ultra Low Current Consumption
- Upgrade and Compatible to LMX233xL Family
- 2.7V to 5.5V Operation
- Selectable Synchronous or Asynchronous Powerdown

 $I_{CC-PWDN} = 1 \mu A typical$

■ Selectable Dual Modulus Prescaler:

LMX2330U RF: 32/33 or 64/65 RF: 64/65 or 128/129 LMX233111 LMX2332U RF: 64/65 or 128/129

- Selectable Charge Pump TRI-STATE® Mode
- Programmable Charge Pump Current Levels RF and IF: 0.95 or 3.8 mA
- Selectable Fastlock[™] Mode for the RF Synthesizer
- Push-Pull Analog Lock Detect Output
- Available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP

Applications


- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners

Thin Shrink Small Outline Package (MTC20)



10136680

Chip Scale Package (SLB24A)



Ultra Thin Chip Scale Package (SLE20A)




PLLatinum™ is a trademark of National Semiconductor Corporation.

Functional Block Diagram 15-BIT IF N COUNTER f_{IN} IF IF PRESCALER PHASE CHARGE PUMP DETECTOR IF LOCK DETECT 15-BIT IF R COUNTER MUX **>** F_oLD osc_{in} RF LOCK DETECT 15-BIT RF R COUNTER PHASE DETECTOR CHARGE **∳** D₀ RF $\frac{f_{\mathsf{IN}}}{f_{\mathsf{IN}}} \; \frac{\mathsf{RF}}{\mathsf{RF}}$ RF PRESCALER 18-BIT RF PUMP N COUNTER MICROWIRE INTERFACE Clock 🕻 FASTLOCK Data C LMX2330U/LMX2331U/LMX2332U GND GND GND GND GND 10136601


Connection Diagrams

Chip Scale Package (SLB) (Top View)



10136639


Ultra Thin Chip Scale Package (SLE) (Top View)



Pin Descriptions

Pin Name	Pin No. 20-Pin UTCSP	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
V _{CC}	20	24	1	_	Power supply bias for the RF PLL analog and digital circuits.
					$V_{\rm CC}$ may range from 2.7V to 5.5V. Bypass capacitors should be
					placed as close as possible to this pin and be connected directly
					to the ground plane.
V _P RF	1	2	2	_	RF PLL charge pump power supply. Must be $\geq V_{CC}$.
D _o RF	2	3	3	0	RF PLL charge pump output. The output is connected to the
					external loop filter, which drives the input of the VCO.
GND	3	4	4	_	Ground for the RF PLL digital circuitry.
f _{IN} RF	4	5	5	I	RF PLL prescaler input. Small signal input from the VCO.

Thin Shrink Small Outline Package (TM) (Top View)




Pin Descriptions (Continued)

Pin	Pin No.	Pin No.	Pin No.	I/O	Description
Name	20-Pin UTCSP	24-Pin CSP	20-Pin TSSOP	.,,	·
f _{IN} RF	5	6	6	I	RF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU RF PLL can be driven differentially when the bypass capacitor is omitted.
GND	6	7	7	_	Ground for the RF PLL analog circuitry.
OSC _{in}	7	8	8	I	Reference oscillator input. The input has an approximate $V_{\rm CC}/2$ threshold and can be driven from an external CMOS or TTL logic gate.
GND	8	10	9		Ground for the IF PLL digital circuits, MICROWIRE™, F _o LD, and oscillator circuits.
F _o LD	9	11	10	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF/IF PLL push-pull analog lock detect output, N and R divider output or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	10	12	11	_	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	11	14	12	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data. The MSB of Data is shifted in first. The last two bits are the control bits.
LE	12	15	13	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift register is loaded into one of 4 internal control registers.
GND	13	16	14	_	Ground for the IF PLL analog circuitry.
f _{IN} IF	14	17	15	I	IF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU IF PLL can be driven differentially when the bypass capacitor is omitted.
f _{IN} IF	15	18	16	ı	IF PLL prescaler input. Small signal input from the VCO.
GND	16	19	17	_	Ground for the IF PLL digital circuitry, MICROWIRE, F _o LD, and oscillator circuits.
D _o IF	17	20	18	0	IF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V _P IF	18	22	19	_	IF PLL charge pump power supply. Must be \geq V _{CC} .
V _{cc}	19	23	20	_	Power supply bias for the IF PLL analog and digital circuits, MICROWIRE, F _o LD, and oscillator circuits. V _{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC_	X	1, 9, 13, 21	Х	_	No connect.

Ordering Information

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2330USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2330USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2330UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2330UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2331USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2331USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2331UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2331UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2332USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2332USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2332UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2332UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20



Notes:

- 1. A 64/65 or 128/129 prescaler ratio can be selected for the LMX2331U and LMX2332U RF synthesizers. A 32/33 or 64/65 prescaler ratio can be selected for the LMX2330U RF synthesizer.
- 2. V_{CC} supplies power to the RF and IF prescalers, RF and IF feedback dividers, RF and IF reference dividers, RF and IF phase detectors, the OSC_{in} buffer, MICROWIRE, and F₀LD circuitry.
- 3. V_P RF and V_P IF supply power to the charge pumps. They can be run separately as long as V_P RF \geq V_{CC} and V_P IF \geq V_{CC} .

Absolute Maximum Ratings (Notes 1,

2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{lll} V_{CC} \text{ to GND} & -0.3 \text{V to } +6.5 \text{V} \\ V_{P} \text{ RF to GND} & -0.3 \text{V to } +6.5 \text{V} \\ V_{P} \text{ IF to GND} & -0.3 \text{V to } +6.5 \text{V} \end{array}$

 $\label{eq:Voltage} \begin{array}{lll} \mbox{Voltage on any pin to GND (V_I)} \\ \mbox{V_I must be $<$} +6.5\mbox{V} & -0.3\mbox{V to V_{CC}} +0.3\mbox{V} \\ \mbox{Storage Temperature Range (T_S)} & -65\mbox{°C to $+150\mbox{°C}$} \\ \mbox{Lead Temperature (solder 4 s) (T_L)} & +260\mbox{°C} \\ \mbox{TSSOP θ_{JA} Thermal Impedance} & 114.5\mbox{°C/W} \\ \end{array}$

Recommended Operating Conditions (Note 1)

Power Supply Voltage

 $\begin{array}{ccc} V_{CC} \text{ to GND} & +2.7 \text{V to } +5.5 \text{V} \\ V_{P} \text{ RF to GND} & V_{CC} \text{ to } +5.5 \text{V} \\ V_{P} \text{ IF to GND} & V_{CC} \text{ to } +5.5 \text{V} \\ \text{Operating Temperature } (T_{A}) & -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C} \end{array}$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

Electrical Characteristics

CSP θ_{JA} Thermal Impedance

 $V_{CC} = V_{P} \text{ RF} = V_{P} \text{ IF} = 3.0 \text{V}, -40 ^{\circ} \text{C} \leq \text{T}_{A} \leq +85 ^{\circ} \text{C}, \text{ unless otherwise specified}$

112°C/W

Cumbal	Davama	.tou	Conditions		Value		Units
Symbol	Parame	ter	Conditions	Min	Тур	Max	Units
I _{CC} PARAM	ETERS		•			•	
I _{CCRF + IF}	Power Supply Current, RF + IF	LMX2330U	Clock, Data and LE = GND OSC _{in} = GND		3.3	4.3	mA
	Synthesizers	LMX2331U	PWDN RF Bit = 0		2.9	3.8	mA
		LMX2332U	PWDN IF Bit = 0		2.5	3.3	mA
I _{CCRF}	Power Supply Current, RF	LMX2330U	Clock, Data and LE = GND OSC _{in} = GND		2.3	3.0	mA
	Synthesizer Only	LMX2331U	PWDN RF Bit = 0		1.9	2.5	mA
		LMX2332U	PWDN IF Bit = 1		1.5	2.0	mA
I _{CCIF}	Power Supply Current, IF Synthesizer Only	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 0		1.0	1.3	mA
I _{CC-PWDN}	Powerdown Current	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 1		1.0	10.0	μА
RF SYNTHE	SIZER PARAMETERS		•		•	•	
f _{IN} RF	RF Operating	LMX2330U		500		2500	MHz
	Frequency	LMX2331U		200		2000	MHz
		LMX2332U		100		1200	MHz
N _{RF}	RF N Divider Range		Prescaler = 32/33 (Note 4)	96		65631	
			Prescaler = 64/65 (Note 4)	192		131135	
			Prescaler = 128/129 (Note 4)	384		262143	
R _{RF}	RF R Divider Range			3		32767	
$F_{\phi RF}$	RF Phase Detector Fr	requency				10	MHz

Electrical Characteristics (Continued) $V_{CC} = V_P \; RF = V_P \; IF = 3.0V, \; -40^{\circ}C \leq T_A \leq +85^{\circ}C, \; unless \; otherwise \; specified$

Symbol	Poro	meter	Conditions		Value		Units
Symbol	Para	meter	Conditions	Min	Тур	Max	Units
RF SYNTHE	SIZER PARAMETE	RS					
Pf_{IN} RF	RF Input Sensitivity	/	$2.7V \le V_{CC} \le 3.0V$	-15		0	dBm
			(Note 5)				
			$3.0 < V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				
${\rm ID_o}$ RF	RF Charge Pump	Output Source	$VD_o RF = V_P RF/2$		-0.95		mA
SOURCE	Current		ID _o RF Bit = 0				
			(Note 6)				
			$VD_o RF = V_P RF/2$		-3.80		mA
			ID _o RF Bit = 1				
			(Note 6)				
$ID_{o}RF$	RF Charge Pump	Output Sink Current	$VD_o RF = V_P RF/2$		0.95		mA
SINK			ID _o RF Bit = 0				
			(Note 6)				
			$VD_o RF = V_P RF/2$		3.80		mA
			ID _o RF Bit = 1				
			(Note 6)				
$ID_{o}RF$	RF Charge Pump	Output TRI-STATE	$0.5V \le VD_o RF \le V_P RF - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current		(Note 6)				
ID_oRF		Output Sink Current			3	10	%
SINK	Vs Charge Pump (Output Source	$T_A = +25^{\circ}C$				
Vs	Current Mismatch		(Note 7)				
ID _o RF							
SOURCE							
ID _o RF	RF Charge Pump	-	$0.5V \le VD_o RF \le V_P RF - 0.5V$		10	15	%
Vs	1 -	n Vs Charge Pump	$T_A = +25^{\circ}C$				
VD _o RF	Output Voltage		(Note 7)				-
ID _o RF	RF Charge Pump	-	$VD_o RF = V_P RF/2$		10		%
Vs	Magnitude Variatio	n vs Temperature	(Note 7)				
T _A	NZED DADAMETER						
	SIZER PARAMETER		T	45		000	NAL 1-
f _{IN} IF	IF Operating	LMX2330U		45		600	MHz
	Frequency	LMX2331U		45		600	MHz
		LMX2332U		45		600	MHz
N_{IF}	IF N Divider Range)	Prescaler = 8/9	24		16391	
			(Note 4)				
			Prescaler = 16/17	48		32767	
	 		(Note 4)				
R _{IF}	IF R Divider Range			3		32767	
F_{\phiIF}	IF Phase Detector	Frequency				10	MHz
Pf _{IN} IF	IF Input Sensitivity		$2.7V \le V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				

Electrical Characteristics (Continued) $V_{CC} = V_P \; RF = V_P \; IF = 3.0V, \; -40^{\circ}C \leq T_A \leq +85^{\circ}C, \; unless \; otherwise \; specified$

0	B	0		Value		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
IF SYNTHES	SIZER PARAMETERS					
ID _o IF	IF Charge Pump Output Source	VD_o IF = V_P IF/2		-0.95		mA
SOURCE	Current	ID _o IF Bit = 0				
		(Note 6)				
		VD_o IF = V_P IF/2		-3.80		mA
		ID _o IF Bit = 1				
		(Note 6)				
ID _o IF	IF Charge Pump Output Sink Current	VD_o IF = V_P IF/2		0.95		mA
SINK		ID _o IF Bit = 0				
		(Note 6)				_
		VD_o IF = V_P IF/2		3.80		mA
		ID _o IF Bit = 1				
	UE OL DE OLIVETATE	(Note 6)	0.5		0.5	
ID _o IF TRI-STATE	IF Charge Pump Output TRI-STATE Current	$0.5V \le VD_o \text{ IF} \le V_P \text{ IF} - 0.5V$ (Note 6)	-2.5		2.5	nA
		VD_0 IF = V_P IF/2		3	10	0/
ID _o IF SINK	IF Charge Pump Output Sink Current Vs Charge Pump Output Source	$T_A = +25^{\circ}C$		3	10	%
Vs	Current Mismatch	(Note 7)				
ID _o IF	Current iviismatori	(Note 1)				
SOURCE						
ID _o IF	IF Charge Pump Output Current	$0.5V \le VD_o IF \le V_P IF - 0.5V$		10	15	%
Vs	Magnitude Variation Vs Charge Pump	$T_A = +25^{\circ}C$				/ *
VD _o IF	Output Voltage	(Note 7)				
ID _o IF	IF Charge Pump Output Current	VD _o IF = V _P IF/2		10		%
Vs	Magnitude Variation Vs Temperature	(Note 7)				
T _A						
OSCILLATO	PR PARAMETERS					
Fosc	Oscillator Operating Frequency		2		40	MHz
Vosc	Oscillator Sensitivity	(Note 8)	0.5		V _{CC}	V_{PP}
I _{osc}	Oscillator Input Current	$V_{OSC} = V_{CC} = 5.5V$			100	μΑ
		$V_{OSC} = 0V, V_{CC} = 5.5V$	-100			μΑ
DIGITAL INT	TERFACE (Data, LE, Clock, F _o LD)					
V_{IH}	High-Level Input Voltage		0.8 V _{CC}			V
V _{IL}	Low-Level Input Voltage				0.2 V _{CC}	V
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA
I _{IL}	Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μA
V _{OH}	High-Level Output Voltage	I _{OH} = -500 μA	V _{CC} -			V
\	Lave Lavel Order & Vallage	L 500A	0.4		0.4	
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA			0.4	V
	INTERFACE	[(AL			1	
t _{CS}	Data to Clock Set Up Time	(Note 9)	50			ns
t _{CH}	Data to Clock Hold Time	(Note 9)	10			ns
t _{CWH}	Clock Pulse Width HIGH	(Note 9)	50			ns
t _{CWL}	Clock Pulse Width LOW	(Note 9)	50			ns
t _{ES}	Clock to Load Enable Set Up Time	(Note 9)	50			ns
t _{EW}	Latch Enable Pulse Width	(Note 9)	50			ns

Electrical Characteristics (Continued) $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

Symbol	Paramet		Conditions		Value		Units
Symbol	Paramen	.er	Conditions	Min	Тур	Max	Units
PHASE NO	ISE CHARACTERISTICS	5					
L _N (f) RF	RF Synthesizer Norma Noise Contribution (Note 10)	lized Phase	TCXO Reference Source ID _o RF Bit = 1		-212.0		dBc/ Hz
L(f) RF	RF Synthesizer Single Side Band Phase Noise Measured	LMX2330U	f_{IN} RF = 2450 MHz f = 1 kHz Offset $F_{\phi RF}$ = 200 kHz Loop Bandwidth = 7.5 kHz N = 12250 F_{OSC} = 10 MHz V_{OSC} = 0.632 V_{PP} ID _o RF Bit = 1 PWDN IF Bit = 1 T_A = +25°C (Note 11)		-77.24		dBc/ Hz
		LMX2331U	f_{IN} RF = 1960 MHz f = 1 kHz Offset $F_{\phi RF} = 200$ kHz Loop Bandwidth = 15 kHz N = 9800 $F_{OSC} = 10$ MHz $V_{OSC} = 0.632$ V_{PP} ID_o RF Bit = 1 PWDN IF Bit = 1 $T_A = +25$ °C (Note 11)		-79.18		dBc/ Hz
		LMX2332U	f_{IN} RF = 900 MHz f = 1 kHz Offset $F_{\phi RF} = 200$ kHz Loop Bandwidth = 12 kHz N = 4500 $F_{OSC} = 10$ MHz $V_{OSC} = 0.632$ V_{PP} ID_o RF Bit = 1 PWDN IF Bit = 1 $T_A = +25$ °C (Note 11)		-85.94		dBc/ Hz

Electrical Characteristics (Continued)

 $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

0	D		O and distance		Value		11
Symbol	Parame	ter	Conditions	Min	Тур	Max	Units
PHASE NO	ISE CHARACTERISTIC	S	·				•
L _N (f) IF	IF Synthesizer Normal Noise Contribution (Note 10)	ized Phase	TCXO Reference Source ID _o IF Bit = 1		-212.0		dBc/ Hz
L(f) IF	IF Synthesizer Single Side Band Phase Noise Measured	LMX233xU	f_{IN} IF = 200 MHz f = 1 kHz Offset $F_{\phi IF}$ = 200 kHz Loop Bandwidth = 18 kHz N = 1000 F_{OSC} = 10 MHz V_{OSC} = 0.632 V_{PP} ID _o IF Bit = 1 PWDN RF Bit = 1 T_A = +25°C (Note 11)		-99.00		dBc/ Hz

Note 4: Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N \geq P * (P-1), where P is the value of the prescaler selected.


- Note 5: Refer to the LMX233xU $f_{\mbox{\scriptsize IN}}$ Sensitivity Test Setup section
- Note 6: Refer to the LMX233xU Charge Pump Test Setup section
- Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.
- Note 8: Refer to the LMX233xU ${\rm OSC_{in}}$ Sensitivity Test Setup section
- Note 9: Refer to the LMX233xU Serial Data Input Timing section

Note 10: Normalized Phase Noise Contribution is defined as : $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$, where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and F_{ϕ} is the RF/IF phase detector comparison frequency.


Note 11: The synthesizer phase noise is measured with the LMX2330TMEB/LMX2330SLBEB/LMX2330SLEEB Evaluation boards and the HP8566B Spectrum Analyzer.

Typical Performance Characteristics Sensitivity






LMX2330U f $_{\rm IN}$ RF Input Power Vs Frequency V $_{\rm CC}$ = V $_{\rm P}$ RF = 5.5V




Typical Performance Characteristics Sensitivity (Continued)

-50




LMX2331U f_{IN} RF Input Power Vs Frequency $V_{CC} = V_P$ RF = 5.5V

f_{IN} RF (MHz)




Typical Performance Characteristics Sensitivity (Continued)







LMX2332U f_{IN} RF Input Power Vs Frequency V_{CC} = V_{P} RF = 5.5V




Typical Performance Characteristics Sensitivity (Continued)




LMX233xU $f_{\rm IN}$ IF Input Power Vs Frequency $V_{\rm CC}$ = $V_{\rm P}$ IF = 5.5V




Typical Performance Characteristics Sensitivity (Continued)






LMX233xU OSC $_{\rm in}$ Input Voltage Vs Frequency $V_{\rm CC}$ = 5.5V




Typical Performance Characteristics Charge Pump




17 www.national.com

10136660


Typical Performance Characteristics Charge Pump (Continued)





Typical Performance Characteristics Input Impedance

LMX233xU TSSOP f_{IN} RF Input Impedance V_{CC} = 3.0V, T_{A} = +25°C




Marker 3 = 1900 MHz


Marker 4 = 2500 MHz

10136666

LMX233xU TSSOP f_{IN} RF Input Impedance V_{CC} = 5.5V, T_{A} = +25°C




LMX233xU CSP f_{IN} RF Input Impedance V_{CC} = 3.0V, T_A = +25°C



Marker 3 = 1900 MHz

Marker 4 = 2500 MHz 10136668 LMX233xU CSP f_{IN} RF Input Impedance V_{CC} = 5.5V, T_A = +25°C



Marker 3 = 1900 MHz

Marker 4 = 2500 MHz


10136669


10136667

LMX233xU TSSOP and LMX233xU CSP fin RF Input Impedance Table

				LM)	X233xU TSSOP Zfin RF	SSOP	Zf _{IN} RF							5	LMX233xU CSP		Zf _{IN} RF			
		Vcc = Vr	$V_{CC} = V_P RF = 3.0V (T_A = 25^{\circ}C)$	V (TA = 25	ئ _ە د)	-	Sc = V _P	RF = 5.5	Vcc = VP RF = 5.5V (TA = 25°C)	(Ç)	×	Vcc = VP RF	RF = 3.0\	$= 3.0V (T_A = 25^{\circ}C)$	()		Vcc = V	$V_{CC} = V_P RF = 5.5V$	$V (T_A = 25^{\circ}C)$	()
f _{in} RF (MHz)	딥	77	24 Zfin RF (Ω)	7 Zfin RF (Ω)	IZfin RFI (Ω)	드	77	26 Zfin RF (Ω)	Zfin RF (Ω)	lZf _{in} RFI (Ω)	드		Zfin RF (Ω)	Zfin RF (Ω)	IZfi _N RFI (Ω)	드	77	Zfin RF (Ω)	Zfin RF	IZf _{in} RFI (Ω)
100	0.862	-6.23	-6.23 439.774 -319.866	-319.866	543.798	0.862	-6.07	448.230	-318.841	550.064	0.864	-6.44	431.004	-330.013	542.838	0.864	-6.30	438.240	-327.814	547.281
200	0.834	-9.30	0.834 -9.30 307.614 -272.274	-272.274	410.803	0.834	. 00.6-	316.479	-271.581	410.803 0.834 -9.00 316.479 -271.581 417.031 0.836 -9.88 291.252 -277.923 402.577	0.836	9.88	91.252	-277.923	402.577	0.836 -9.57	-9.57	300.190	300.190 -277.552	408.838
300	0.820	-12.11	0.820 -12.11 237.700 -249.291	-249.291	344.452	0.821	-11.66	0.821 -11.66 247.264	-251.098	352.406	0.821 -	13.24 2	0.821 -13.24 215.318 -248.361		328.702	0.821	-12.76	224.624	-249.637	335.819
400	0.808	-15.25	0.808 -15.25 185.048 -227.171	-227.171	293.001	0.808	-14.61	194.668	-229.054	293.001 0.808 -14.61 194.668 -229.054 300.601 0.808 -16.88 163.190 -219.893 273.832 0.808 -16.24 171.345	0.808	16.88	63.190	-219.893	273.832	0.808	-16.24		-222.518	280.844
200	0.796	-18.51	0.796 -18.51 147.785 -203.923	-203.923	251.843	0.796	0.796 -17.66	156.935 -207.313	-207.313	260.014	0.793	20.90	26.193	0.793 -20.90 126.193 -191.939 229.707	229.707	0.794	0.794 -20.00	133.885	-196.200	237.528
009	0.781	-21.81	0.781 -21.81 122.091 -181.461	-181.461	218.710		0.782 -20.70	130.906 -185.850		227.325	0.775	24.82	.02.956	-168.026	227.325 0.775 -24.82 102.956 -168.026 197.060 0.777 -23.70 109.531	0.777	-23.70		-172.887	204.663
700	0.765	-24.72	0.765 -24.72 106.107 -163.758	-163.758	195.129	0.767	-23.45	113.780	-168.514	195.129 0.767 -23.45 113.780 -168.514 203.329 0.749 -28.29	0.749 -		90.820	90.820 -146.582 172.437	172.437	0.752	0.752 -27.02	96.279	-151.333	179.363
800	0.760	0.760 -28.35	87.984	-150.524	174.352	0.762 -26.97		94.255	-155.481	181.819	0.742 -31.22	- 1	79.737	-136.782	158.327	0.746	0.746 -29.85	84.470	-141.473	164.772
006	0.747	-32.60	0.747 -32.60 73.777 -134.500	-134.500	153.406 0.750 -30.95	0.750	-30.95	79.270	-139.668	79.270 -139.668 160.596 0.739 -36.04	0.739		64.577	123.951	64.577 -123.951 139.764 0.742 -34.37	0.742	-34.37	900.69	-128.610 145.954	145.954
1000	0.732	0.732 -36.68		64.122 -120.908	136.859	0.735 -34.73	-34.73	69.215	-126.104	143.851	0.719 -41.44		55.019	-108.415	121.577	0.723	-39.46	58.684	-113.123	127.439
1100		0.717 -41.25		55.780 -108.398	121.908 0.720 -39.12	0.720	- 1	60.041	-113.215	60.041 -113.215 128.151 0.694 -47.27	0.694 -		48.056	-94.403	105.931	0.698	0.698 -45.08	51.159	-98.547	111.035
1200		-46.24	0.698 -46.24 49.180	-96.605	108.403 0.702 -43.84	0.702		52.848	-101.254	52.848 -101.254 114.216 0.669 -53.59	- 699.0	- 1	42.269	-82.401	92.610		0.674 -51.01	45.061	-86.388	97.434
1300	0.678	0.678 -51.43	43.982	-86.291	96.853	0.683 -48.77		47.173	929.06-	102.212	0.641 -60.42		37.856	-71.653	81.039	0.647	-57.50	40.230	-75.400	85.461
1400	0.663	1400 0.663 -56.68	39.397	-77.901	87.296 0.667 -53.71	0.667		42.317	-82.070	92.337 0.610 -68.33	0.610	- 1	34.108	-61.481	70.308		0.613 -64.90	36.477	-64.872	74.424
1500	0.649	0.649 -62.08	35.566	-70.500	78.963	0.653 -58.74	-58.74	38.281	-74.569	83.821	0.577 -77.01		31.049	-52.388	60.898	0.581	-73.18	33.064	-55.554	64.649
1600		0.630 -67.58	32.912	-63.544	71.562	0.634	-63.96	35.335	-67.423	76.121	0.539 -84.86		29.732	-44.952	53.895	0.543	0.543 -80.36	31.654	-48.119	57.597
1700	0.608	1700 0.608 -72.22	31.565	-57.996	66.030	0.614 -68.51	-68.51	33.590	-61.632	70.191	0.477	27.97	0.477 -27.97 100.359	-58.171	115.999 0.487 -84.99	0.487	-84.99	33.106	-42.105	53.562
1800	0.596	0.596 -75.66	30.440	-54.462	62.392	0.601	0.601 -71.81	32.358	-57.943	998.99	0.455 89.90	\rightarrow	32.829	-37.624	49.933	0.468	0.468 -85.87	33.886	-40.554	52.847
1900	0.598	-80.06	1900 0.598 80.06 27.915 -51.164	-51.164	58.284	0.602	0.602 -76.22	29.678	-54.335	61.912	0.493 87.34		29.357	-38.214	48.189	0.500	0.500 -88.90	29.576	-39.369	49.241
2000	0.607	0.607 -85.31	24.914	-47.651	53.771	0.607	0.607 -81.32	26.675	-50.603	57.203	0.520 79.89		25.120	-35.225	43.264	0.521	84.05	26.396	-37.576	45.921
2100	0.612	2100 0.612 89.24	22.502	-43.994	49.414	0.611	0.611 -86.42	21.612	45.064	47.292	0.529 70.97		22.177	-30.771	37.930	0.525	0.525 75.52	23.556	-33.043	40.580
2200	0.605	2200 0.605 84.09	21.289 -40.358	-40.358	45.629	0.602 88.61	88.61	22.901	-43.251	48.940	0.531 61.99		20.155	-26.331	33.159	0.524	0.524 66.93	21.544	-28.595	35.802
2300	0.594	0.594 78.44	20.367	-36.566	41.855	0.589	0.589 83.13	21.961	-39.298	45.018	0.533	52.71	18.533	-21.975	28.747	0.525	57.61	19.706	-24.119	31.146
2400	0.590	2400 0.590 72.27	19.111	-32.907	38.054	0.584 77.11	77.11	20.598	-35.536	41.074	0.550 43.18		16.578	-17.883	24.385	0.537	0.537 47.69	17.671	-19.749	26.501
2500	0.586	67.24	2500 0.586 67.24 18.297	-30.064	35.194	0.576 72.09		19.792	-32.516	38.066	0.583	34.44	0.583 34.44 14.340	-14.328	20.272	0.566 38.69	38.69	15.416	-16.055	22.257

10136670





Marker 1 = 900 MHz


Marker 2 = 1800 MHz

Marker 3 = 1900 MHz

Marker 4 = 2500 MHz

10136697

LMX233xU UTCSP f_{IN} RF Input Impedance V_{CC} = 5.5V, T_A = +25°C



Marker 4 = 2500 MHz

10136697

LMX233xU UTCSP f_{IN} RF Input Impedance Table

					LINESCOND COLOR					
		V _{cc} =	$V_{cc} = V_P RF = 3.0V (T_A = 25^{\circ}C)$	T _A = 25°C)			Vcc	$V_{CC} = V_P RF = 5.5V (T_A = 25^{\circ}C)$	(T _A = 25°C)	
f _{IN} RF (MHz)	딥	4	Re Zf _{IN} RF (Ω)	Im Zf _{IN} RF (Ω)	IZf _{iv} RFI (Ω)	딥	4	Re Zf _{IN} RF (Ω)	Im Zf _{in} RF (Ω)	IZfi _N RFI (Ω)
100	0.86	-8.57	335.53	-330.26	470.80	0.86	-8.61	333.98	-330.26	469.70
200	0.83	-13.59	206.36	-258.74	330.95	0.83	-13.55	207.11	-258.92	331.57
300	0.81	-18.53	143.19	-214.36	257.79	0.81	-18.45	144.05	-214.75	258.59
400	0.80	-23.67	103.09	-183.95	210.86	0.80	-23.63	103.36	-184.12	211.15
200	0.79	-29.24	76.58	-157.24	174.89	0.79	-29.07	77.30	-157.87	175.78
009	0.77	-34.87	61.79	-133.64	147.24	0.77	-34.64	62.46	-134.31	148.12
200	0.76	-40.52	50.03	-116.97	127.23	0.76	-40.33	50.42	-117.43	127.80
800	0.76	-46.45	39.82	-103.86	111.24	0.76	-46.18	40.22	-104.42	111.89
006	0.75	-53.27	32.87	-90.33	96.13	0.75	-52.89	33.27	-90.97	96.86
000	0.74	-60.04	27.98	-79.30	84.09	0.74	-59.70	28.24	-79.77	84.63
1100	0.73	-66.62	24.49	-70.27	74.42	0.73	-66.10	24.81	-70.90	75.11
1200	0.73	-74.07	20.63	-62.00	65.34	0.73	-73.57	20.85	-62.52	65.91
1300	0.73	-81.67	17.67	-54.66	57.45	0.73	-81.15	17.85	-55.13	57.95
1400	0.73	-89.59	15.34	-47.95	50.34	0.73	-88.94	15.51	-48.47	50.89
1500	0.73	-97.85	13.48	-41.75	43.87	0.73	-97.12	13.63	-42.27	44.41
1600	0.73	-106.72	11.96	-35.80	37.74	0.73	-105.87	12.09	-36.34	38.30
1700	0.72	-115.82	11.22	-30.21	32.22	0.72	-114.76	11.35	-30.82	32.84
1800	0.70	-123.41	11.28	-25.85	28.20	0.70	-122.28	11.40	-26.45	28.80
1900	0.72	-130.68	9.80	-22.22	24.29	0.72	-129.92	98.6	-22.61	24.66
2000	0.74	-140.55	8.41	-17.48	19.39	0.74	-139.88	8.44	-17.80	19.70
2100	0.74	-150.74	7.97	-12.74	15.03	0.74	-150.01	7.99	-13.07	15.32
2200	0.73	-160.86	8.02	-8.22	11.48	0.73	-160.03	8.04	-8.58	11.76
2300	0.71	-170.43	8.54	-4.06	9.46	0.71	-169.62	8.55	-4.41	9.62
2400	69.0	-179.08	9.17	-0.39	9.18	69.0	-178.32	9.17	-0.71	9.20
2500	0.67	172.38	9.92	3.20	10.43	0.67	173.11	9.91	2.89	10.33

10136698


Typical Performance Characteristics Input Impedance (Continued) LMX233xU TSSOP f_{IN} IF Input Impedance V_{CC} = 3.0V, T_A = +25°C LMX233xU TSSOP f_{IN} IF Input Impedance V_{CC} = 5.5V, T_A = +25°C Marker 1 = 50 MHz Marker 1 = 50 MHz Marker 2 = 200 MHz Marker 2 = 200 MHz Marker 3 = 500 MHz Marker 3 = 500 MHz Marker 4 = 600 MHz Marker 4 = 600 MHz 10136671 10136672 LMX233xU CSP f_{IN} IF Input Impedance V_{CC} = 5.5V, T_A = +25°C LMX233xU CSP f_{IN} IF Input Impedance $V_{CC} = 3.0V, T_A = +25^{\circ}C$ Marker 1 = 50 MHz Marker 1 = 50 MHz Marker 2 = 200 MHzMarker 2 = 200 MHz Marker 3 = 500 MHzMarker 3 = 500 MHz Marker 4 = 600 MHz Marker 4 = 600 MHz 10136673 10136674


LMX233xU TSSOP and LMX233xU CSP fin IF Input Impedance Table


							!										!			
				E	LMXZ33XU ISSOP ZINIF	SSOP	ZINIF							5	LMXZ33XU CSP		ZI _{IN} IF			
		Vcc = V	Vcc = VP IF = 3.0V (TA = 25°C)	V (TA = 25	င့		V _{CC} = V _P IF	11	$5.5V (T_A = 25^{\circ}C)$	ဝွ		V _{CC} = V _P	V _P IF = 3.0V	/ (T _A = 25°C)	ဥ	1	V _{CC} = V _P IF	P IF = 5.5	$= 5.5 \text{V} (T_A = 25^{\circ}\text{C})$	O
f _{IN} IF		77	æ Zf _{in} IF (Ω)	2fin IF (Ω)	IZf _{in} IFI (Ω)	드	77	Zf _{IN} IF	Zfin IF	IZf _{in} IFI (Ω)	드	7	گر Zf _{in} IF (Ω)	Zfin IF	IZf _{in} IFI (Ω)	드	77	% Zf _{lN} IF Ω)	<i>?**</i> Zf _{iN} IF (Ω)	IZf _{in} IFI (Ω)
20	0.884	-3.93		1 7		0.885	-3.81	8	-340.995	716.864	0.899	-1.69	72	-242.583	907.940	0.899	-1.67	874.127	-239.189	906.261
75	0.873	-5.30	0.873 -5.30 503.424 -340.786 607.923 0.	-340.786	607.923	0.873	-5.18	511.352 -338.259 613.107	-338.259		0.891	-3.44	683.122	-354.024	683.122 -354.024 769.408 0.891 -3.33	0.891	-	692.599	-349.036	775.577
100	0.861	-6.42	429.629 -319.996 535.704	-319.996	535.704	0.861	-6.24	438.666 -318.001	$\overline{}$	541.805	0.880	-4.98	535.334 -360.736	-360.736	645.533 0.879		-4.85	543.967	-357.157	650.739
125	0.851	-7.27	0.851 -7.27 384.494 -301.186 488.414 0.	-301.186	488.414	852	-7.10	-7.10 391.664 -300.482		493.650 0.868 -6.23	0.868	-6.23	445.309	-339.295	445.309 -339.295 559.840 0.868 -6.06 454.188	0.868	90.9-	454.188	-337.263 565.715	565.715
150	0.844	0.844 -8.11		-288.744	349.099 -288.744 453.038 0.	844	-7.90	356.461 -287.182	-287.182	457.753	0.858 -7.26	_	388.975 -319.049		503.085	0.858	-7.07	397.015	-317.892	508.603
175	0.837	-8.85	0.837 -8.85 322.082 -276.707 424.622 0.	-276.707	424.622	0.837	-8.57	330.546	-275.058	330.546 -275.058 430.020 0.850 -8.18	0.850		348.616 -303.517		462.229 0.850 -7.98 356.200	0.850	-7.98		-303.914	468.233
200	0.832	-9.54	0.832 -9.54 300.314 -268.356 402.745 0.	-268.356	402.745	0.832	-9.22	309.296	-267.480	309.296 -267.480 408.913 0.843 -9.07	0.843	_	316.481 -291.646		430.369 0.844	0.844	-8.84	324.033	-291.128	435.606
225	0.827	-10.29	0.827 -10.29 279.576 -260.995 382.467	-260.995	382.467	0.827	-9.95	288.264 -260.187		388.322 0.838 -9.93	0.838		289.893 -282.342	-282.342	404.666	0.839	99.6-	297.640	-282.345	410.254
250	0.823	-11.04	0.823 -11.04 261.205 -254.758 364.870 0.	-254.758	364.870		-10.64	823 -10.64 270.659 -254.417	-254.417	371.462 0.834 -10.77 267.263 -274.027	0.834 -	10.77	267.263		382.780 0.834 -10.45	0.834		275.672	-273.085	388.034
275	0.819	-11.80	0.819 -11.80 244.399 -248.227 348.350	-248.227	348.350	o	-11.38	818 -11.38 253.507 -	-247.511	354.299	0.830	11.63	0.830 -11.63 247.024 -265.175		362.407	0.829 -11.24		256.102	-265.264	368.719
300	0.814	-12.58	0.814 -12.58 228.964 -241.239 332.597 0.	-241.239	332.597	0.815	-12.14	237.587	-241.965	815 -12.14 237.587 -241.965 339.109 0.826 -12.50 228.671 -257.705 344.532 0.826 -12.08	0.826 -	12.50	228.671	-257.705	344.532	0.826	-12.08	237.603	-257.879	350.652
325	0.812	-13.36	0.812 -13.36 214.910 -236.082 319.251 0.	-236.082	319.251	0.811	-12.84	811 -12.84 224.277 -	-236.738	326.106 0.823 -13.38	0.823 -	13.38	212.305 -250.287		328.203	0.822 -12.90	- 1	221.471	-251.212	334.899
350	0.807	-14.18	0.807 -14.18 201.728 -228.591 304.874 0.	-228.591	304.874		-13.62	210.927	-230.202	807 -13.62 210.927 -230.202 312.223 0.819 -14.23 198.231 -242.453 313.176 0.819 -13.73	0.819	14.23	198.231	-242.453	313.176	0.819		206.868	-244.557	320.316
375	0.804	-14.98	0.804 -14.98 189.889 -223.629 293.373 0.	-223.629	293.373		-14.44	804 -14.44 198.121 -224.602		299.497 0.816 -15.21	0.816	15.21	183.656 -234.712		298.025 0.815 -14.63	0.815		192.740	-236.735	305.274
400	0.801	-15.85	0.801 -15.85 178.372 -217.315 281.144 0.	-217.315	281.144	0.801	-15.20	187.401	-219.200	801 -15.20 187.401 -219.200 288.388 0.812 -16.09 172.185 -227.189 285.066 0.812 -15.48 180.755	0.812	16.09	172.185	-227.189	285.066	0.812	-15.48	180.755	-229.880	292.433
425	0.797	-16.72	0.797 -16.72 167.895 -211.342 269.915 0.	-211.342	269.915		-16.02	797 -16.02 176.917 -213.413	-213.413	277.208 0.809 -17.02 160.959 -220.345	0.809	17.02	160.959	-220.345	272.873 0.808 -16.36	0.808		169.600	-222.898	280.085
450	0.794	-17.57	0.794 -17.57 158.542 -205.691 259.700 0.	-205.691	259.700		-16.81	167.586	-208.198	794 -16.81 167.586 -208.198 267.267 0.805 -17.99 150.694 -213.253 261.124 0.805 -17.28 158.914	0.805	17.99	150.694	-213.253	261.124	0.805	-17.28	158.914	-216.102	268.242
475	0.790	-18.41	0.790 -18.41 150.375 -199.750 250.026 0.	-199.750	250.026		-17.67	158.301	-202.585	791 -17.67 158.301 -202.585 257.099 0.802 -18.98 141.126 -206.449 250.075 0.802 -18.16	0.802	18.98	141.126	-206.449	250.075	0.802	-18.16	149.611	-210.221	258.024
200	0.787	-19.24	0.787 -19.24 142.803 -194.502 241.295 0.	-194.502	241.295	0.787	787 -18.43	150.871	-197.426	150.871 -197.426 248.474 0.799 -19.92 132.835 -200.384 240.414 0.799 -19.09 140.765 -204.004	0.799	19.92	132.835	-200.384	240.414	0.799	-19.09	140.765	-204.004	247.856
525	0.783	-20.10	0.783 -20.10 135.793 -188.890 232.635 0.	-188.890	232.635		-19.20	144.065	-192.240	783 -19.20 144.065 -192.240 240.231 0.796 -20.90 125.186 -193.960 230.851 0.796 -20.03 132.797	0.796	.20.90	125.186	-193.960	230.851	0.796	-20.03	132.797	-197.693	238.154
550	0.779	-20.93	0.779 -20.93 129.745 -183.353 224.616 0.	-183.353	224.616		780 -19.97	137.814	-187.051	232.338 0.793 -21.89 118.197 -187.808 221.906 0.792 -20.97 125.698 -191.502	0.793 -	.21.89	118.197	-187.808	221.906	0.792	-20.97	125.698	-191.502	229.070
575	0.775	-21.73	0.775 -21.73 124.298 -178.182 217.253 0.	-178.182	217.253		-20.75	131.867	-182.250	776 -20.75 131.867 -182.250 224.954 0.789 -22.85 112.161 -181.851	0.789	-22.85	112.161	-181.851	213.658 0.789 -21.92 118.871	0.789	-21.92	118.871	-185.881	220.640
900	0.770	-22.59	0.770 -22.59 119.110 -172.763 209.843 0.	-172.763	209.843		-21.53	126.693	-176.798	771 -21.53 126.693 -176.798 217.506 0.785 -23.86 106.393 -175.910 205.581 0.785 -22.85 113.154 -180.132	0.785	23.86	106.393	-175.910	205.581	0.785	-22.85	113.154	-180.132	212.723

24

10136675







Marker 2 = 200 MHz

Marker 3 = 500 MHz Marker 4 = 600 MHz Marker 2 = 200 MHz

10136699

Marker $3 = 500 \, \text{MHz}$

Marker 1 = 50 MHz

Marker 4 = 600 MHz


10136699

LMX233xU UTCSP f_{IN} IF Input Impedance Table

					LMX233xU	LMX233xU UTCSP Zf _{Iw} IF	<u></u>			
		Vc	$V_{cc} = V_P \text{ IF} = 3.0V \text{ (T}_A = 25^{\circ}\text{C)}$	(T _A = 25°C)				$V_{CC} = V_P \text{ IF} = 5.5V \text{ (T}_A = 25^{\circ}\text{C)}$	(T _A = 25°C)	
f _{iN} IF (MHz)	딥	77	Re Zfi _N IF (Ω)	Im Zfi _N IF (Ω)	IZf _{IN} IFI (Ω)	딥	77	Re Zfin IF (Ω)	Im Zf _{IN} IF (Ω)	IZf _{IN} IFI (Ω)
50	0.89	-4.56	586.15	-398.99	709.057	0.89	-4.47	593.52	-396.04	713.521
75	0.87	-5.99	460.41	-343.89	574.669	0.87	-5.94	463.18	-343.08	576.407
100	0.86	-7.21	392.16	-325.10	509.397	0.86	-7.14	395.29	-324.53	511.442
125	0.85	-8.17	349.02	-303.86	462.760	0.85	-8.15	349.77	-303.76	463.257
150	0.84	-9.27	309.63	-284.63	420.576	0.84	-9.07	315.84	-284.12	424.831
175	0.83	-10.05	286.09	-266.39	390.911	0.83	-10.01	287.15	-266.33	391.651
200	0.83	-11.08	259.93	-266.55	372.306	0.83	-10.88	264.82	-266.71	375.850
225	0.82	-11.94	241.30	-249.92	347.397	0.82	-11.78	244.69	-250.08	349.881
250	0.82	-12.68	226.25	-248.62	336.156	0.82	-12.63	227.23	-248.73	336.903
275	0.81	-13.75	208.36	-233.29	312.791	0.81	-13.55	211.78	-233.74	315.416
300	0.81	-14.72	192.62	-230.56	300.430	0.81	-14.48	196.38	-231.31	303.431
325	0.80	-15.64	181.38	-217.32	283.068	0.80	-15.43	184.29	-217.93	285.405
350	0.80	-16.65	168.09	-214.06	272.169	0.80	-16.32	172.30	-215.19	275.668
375	0.80	-17.56	157.13	-210.69	262.830	0.80	-17.37	159.34	-211.42	264.743
400	0.79	-18.53	149.15	-199.24	248.883	0.79	-18.32	151.35	-199.96	250.784
425	0.79	-19.54	139.12	-195.59	240.020	0.79	-19.31	141.33	-196.44	241.998
450	0.79	-20.53	130.12	-191.80	231.770	0.79	-20.28	132.32	-192.77	233.814
475	0.78	-21.62	123.81	-181.72	219.888	0.78	-21.28	126.52	-182.91	222.403
200	0.78	-22.58	116.56	-178.29	213.012	0.78	-22.24	119.06	-179.52	215.410
525	0.77	-23.62	111.89	-169.59	203.177	0.77	-23.27	114.24	-170.73	205.428
550	0.77	-24.52	106.14	-166.63	197.557	0.77	-24.17	108.33	-167.78	199.714
575	0.77	-25.49	100.37	-163.40	191.761	0.77	-25.82	98.50	-162.29	189.848
009	0.77	-26.55	94.54	-159.86	185.721	0.77	-26.14	96.74	-161.23	188.022


101366A0

LMX233xU TSSOP OSC $_{in}$ Input Impedance Vs Frequency $T_A = +25\,^{\circ}C$



10136676


LMX233xU CSP OSC $_{in}$ Input Impedance Vs Frequency $T_A = +25^{\circ}C$




10136677

LMX233xU TSSOP and LMX233xU CSP OSC_{in} Input Impedance Table

		OSC _{in} BUFFER POWERED DOWN	Im ZOSC _{in} ZOSC _{in} (Ω)	-18073.24 18544.50	520.098 -7675.309 7692.910 2249.061 -6544.475 6920.146 1571.331 -10205.48 10325.74 2826.329 4998.105 5646.119 1812.311 -10602.90 10756.68	976.808 -8800.590 8854.633	-6248.932 6313.367	436.542 -5712.788 5729.443	4985.007 4994.613	303.378 -4345.597 4356.174	168.163 -3935.873 3939.464	174.460 -3506.895 3511.232	159.273 -3213.478 3217.422	157.424 -2934.223 2938.443	157.389 -2780.469 2784.920	125.530 -2600.472 2603.500	-2419.904 2424.228	273.323 -1199.918 1230.654 152.283 -2302.913 2307.942
	$V_{cc} = 5.5V (T_A = 25^{\circ}C)$	OSC _I	Re ZOSC _{in} Z (Ω)	4154.104 -18	1812.311 -10	976.808 -88	899.697	436.542 -57	309.618 -49	303.378 -43	168.163 -39	174.460 -35	159.273 -32	157.424 -29	157.389 -27	125.530 -26	144.727	152.283 -23
	: = 5.5V (류의	IZOSC _{in} I	8056.318	5646.119		3663.045		-2605.886 2697.692			- 1				-1358.120 1390.840	- 1	1230.654
SCin	να	OSC _{in} BUFFER POWERED UP	IM ZOSC _{In} (Ω)	-6544.007	-4998.105	-5659.675 5680.388 1664.886 -5170.920 5432.335 1066.661 8350.651 8418.499 1625.723 4209.219 4512.261	1182.342 -3466.982 3663.045	856.006 -2977.931 3098.519		554.417 -2318.961 2384.315	485.437 -2041.170 2098.100	424.599 -1865.270 1912.986	379.086 -1714.793 1756.195	357.340 -1567.979 1608.182	332.065 -1461.571 1498.818	-1358.120	284.654 -1274.370 1305.774	-1199.918
CSP ZO		85	Re ZOSC _h (Ω)	4698.960	2626.329	1625.723			697.781	_				_		299.913		
LMX233xU CSP ZOSC _{in}		FER	(U) I"OSOZI	👼	10325.74	8418.499	-6341.105 6382.730	-5658.273 5675.536	4799.917 4809.039	194.872 -4242.475 4246.948	-3777.847 3782.429	-3402.400 3406.648	191.739 -3114.867 3120.763	188.280 -2837.317 2843.557	129.014 -2664.486 2667.608	-2471.170 2473.011	-2331.694 2334.664	-2182.473 2183.987
2	₂ ,c)	OSC _{in} BUFFER POWERED DOWN	Im ZOSC _{in} (Ω)	1 -18073.24	1-10205.48	-8350.65		-5658.273		-4242.47		-3402.400	-3114.867	-2837.317	-2664.486			-2182.473
	/ (TA = 2!	စ္ခဲ	Re ZOSC _h Ω)	4154.104	1571.33	1066.661	727.756	442.319	296.061		186.123	170.072				95.424	117.732	81.318
	$V_{cc} = 3.0V (T_A = 25^{\circ}C)$	FER	(ט)	4 10809.27	5 6920.146	0 5432.33	1048.750 4245.537 4373.153	-3558.426 3663.861	-3158.030 3232.825	559.597 -2791.912 2847.441	-2512.522 2551.129	-2261.024 2304.307	367.245 -2060.013 2092.491	-1893.442 1926.747	348.916 -1776.540 1810.480	-1648.356 1675.961	-1549.601 1578.377	-1470.482 1471.004 281.334 -1454.298 1481.260
	>	OSC, BUFFER POWERED UP	In ZOSCin (Ω)	8 -9526.374	1 -6544.47	6 -5170.92	0 -4245.53			7 -2791.91	-2512.52		5 -2060.01		3 -1776.54			1454.29
		0 •	Re nl ZOSCin (Ω)	32 5107.688	0 2249.06	8 1664.88		3 872.629	0 691.377		9 442.147	3 444.524		356.692		5 302.932	300.020	4 281.33
		FER	, izosc _{ii}	-11436.600 11504.282	1632.91	5 5680.38	9 4669.295	9803.003	1 3311.570	-2917.281 2918.215	-2608.411 2610.449	7 2389.913	-2161.702 2162.832	9 1985.928	-1812.700 1813.090	8 1690.365	9 1591.854	2 1471.00
	(2°C)	OSC _{in} BUFFER POWERED DOWN	In ZOSCin (Ω)	1 -11436.6	-7675.30	_	-4665.169	-3799.626	-3305.741			-2388.967		-1984.769	-1812.70	-1689.748	-1591.439	
	$V_{cc} = 5.5V (T_A = 25^{\circ}C)$	00	Re 1 ZOSC _{in} (Ω)	1246.071		6 484.656	196.239	160.236	196.400	73.816	103.131	7 67.246	5 69.923	67.843	37.610	45.646	36.346	39.180
	/cc = 5.5	UFFER TED UP	, izosc _{in}	525 7342.982	.053 5023.579	673 3826.886	845 3126.584	243 2570.238	584 2214.372	267 1987.347	101 1754.310	814 1598.857	713 1444.646	929 1322.520	403 1219.482	429 1137.399	461 1070.066	4 990.631
ZOSCin		OSC,, BUI POWERE	Im ZOSCin (Ω)		9 -4861.05		-3078		309.867 -2192.58			169.812 -1589.81	160.401 -1435.71				109.381 -1064.46	7 -985.54
TSSOP		0 6	Re ZOSCin (Ω)	34 2832.87	1267.47	739.92	7 544.280	416.64		11 227.640	2 214.87;			141.50	121.612	116.38		9 100.26
LMX233xU TSSOP ZOSCin		FFER	, zosc _i ,	09 11866.2	2 7645.99	5799.20	-4547.094 4551.397	-3761.566 3765.044 416.644 -2536	-3203.351 3206.467	11 2880.63	-2543.330 2545.222 214.873 -1741	-2340.221 2341.923	-2106.253 2107.405	-1926.889 1928.604 141.501 -1314	1751.44	-1662.230 1662.666 116.385 -1131	-1547.816 1548.263	1439.91
5	25°C)	OSC _{in} BUFFER POWERED DOWN	Im ZOSC _{in} (Ω)	985.863 -11825.209 11866.234 2832.878 -6774	-7640.32	-5793.06	4547.09	-3761.56	3203.36	63.505 -2879.931 2880.631 227.640 -1974	-2543.33	$\overline{}$			-1750.82			-1439.46
	$V_{cc} = 3.0V (T_A = 25^{\circ}C)$	28	Re ZOSC _{II}		8 294.460	3 266.942	197.874	161.801	141.326		98.108	89.270	30 69.675	81.310	2 46.548	38.046	37.202	96.351
	Vcc = 3.0	FFER O UP	in IZOSC _{in} i	2291.113 -8000.376 8321.972	1202.389 -5538.197 5667.218 294.460 -7640.322 7645.994 1267.479 4861	791.970 -4218.658 4292.353 266.942 -5793.060 5799.207 739.926 -3754	527.664 -3418.978 3459.456 197.874	343.020 -2817.993 2838.794	316.446 -2439.647 2460.085 141.326	228.526 -2179.146 2191.096	211.659 -1932.535 1944.091	163.618 -1762.903 1770.480	163.733 -1589.620 1598.030	148.446 -1463.071 1470.583	130.683 -1340.206 1346.562 46.548 -1750.824 1751.443 121.612 -1213	126.059 -1255.034 1261.349	115.848 -1178.954 1184.632	108.280 -1089.931 1095.296 36.351 -1439.460 1439.919 100.267 -985.544
		OSC _{in} BUFFER POWERED UP	In ZOSC _{in}	13 -8000.3	89 -5538.19	0 -4218.6₺	3418.9	0 -2817.99	6 -2439.6	6 -2179.1	9 -1932.5	8 -1762.90	1589.6	6 -1463.07	3 -1340.20	9 -1255.03	8 -1178.9	0 -1089.93
		O IL	Fosc Re ZOSC _{in} (MHz) (Ω)		7.5 1202.38	10.0 791.97	12.5 527.66	15.0 343.02	17.5 316.44	20.0 228.52	22.5 211.65	25.0 163.61	27.5 163.73	30.0 148.44	32.5 130.68	35.0 126.05	37.5 115.84	40.0 108.28






101366A1

LMX233xU UTCSP OSCin Input Impedance Table

						LMX233xU UTCSP ZOSCin	TCSP ZOSC	in				
			V _{cc} = 3.0V	/ (T _A = 25°C)					V _{cc} = 5.5V	5.5V (T _A = 25°C)		
	0 4	OSC _{in} BUFFER POWERED UP	R. G	Po	OSC _{in} BUFFER POWERED DOWN	W N	ÖĞ	OSC _{in} BUFFER POWERED UP	æ a	o G	OSC _{in} BUFFER POWERED DOWN	~ Z
F _{osc}	Re ZOSC _{in} (Ω)	Im ZOSCin (Ω)	IZOSC _{in} l (Ω)	Re ZOSC _{in} (Ω)	Im ZOSCin (Ω)	IZOSC _{in} l (Ω)	Re ZOSCin (Ω)	Im ZOSC _{in} (Ω)	IZOSC _{in} l (Ω)	Re ZOSCin (Ω)	Im ZOSC _{in} (Ω)	IZOSC _{in} I (Ω)
5.0	5918.57	-9897.80	11532.39	1822.62	-19947.73	20030.82	4982.73	-7668.32	9144.98	2478.02	-19591.11	19747.21
7.5	3097.46	-7441.43	8060.35	2238.93	-12114.22	12319.38	2742.97	-6062.16	6653.85	2483.54	-12531.99	12775.71
10.0	1695.22	-5720.83	5966.72	998.16	-9046.84	9101.74	1582.29	-4875.36	5125.70	1064.38	-9063.97	9126.25
12.5	1241.03	-4759.14	4918.29	660.39	-7338.93	7368.58	1150.39	-4034.66	4195.46	621.48	-7679.86	7704.97
15.0	820.55	-3955.33	4039.55	471.57	-6142.40	6160.48	861.48	-3448.80	3554.76	591.34	-6481.87	6208.79
17.5	646.18	-3417.20	3477.76	317.24	-5165.41	5175.14	599.49	-3009.04	3068.18	154.67	-5518.01	5520.17
20.0	520.20	-3006.22	3050.90	223.35	-4567.95	4573.41	491.78	-2647.38	2692.67	120.99	-4867.07	4868.57
22.5	459.63	-2666.05	2705.38	219.57	-4040.96	4046.92	396.64	-2342.62	2375.96	137.85	-4301.63	4303.84
25.0	391.21	-2398.19	2429.89	172.20	-3664.77	3668.81	323.46	-2108.25	2132.92	89.00	-3864.60	3865.62
27.5	348.79	-2210.66	2238.01	169.02	-3291.50	3295.84	312.14	-1920.70	1945.90	114.48	-3476.68	3478.56
30.0	285.07	-1996.71	2016.96	110.02	-3005.42	3007.43	260.59	-1763.82	1782.97	121.11	-3185.26	3187.56
32.5	267.83	-1847.30	1866.61	117.14	-2725.46	2727.97	239.41	-1612.35	1630.02	111.70	-2876.34	2878.50
35.0	252.27	-1719.32	1737.73	114.38	-2558.44	2561.00	222.16	-1503.76	1520.08	115.42	-2690.37	2692.84
37.5	224.94	-1639.80	1655.15	70.31	-2408.64	2409.67	191.46	-1422.88	1435.71	48.06	-2550.41	2550.86
40.0	208.96	-1512.91	1527.27	76.50	-2242.79	2244.09	180.75	-1329.24	1341.47	72.61	-2353.73	2354.85
												101366A2

Charge Pump Current Specification Definitions



I1 = Charge Pump Sink Current at $VD_0 = V_P - \Delta V$

I2 = Charge Pump Sink Current at $VD_0 = V_P/2$

I3 = Charge Pump Sink Current at $VD_0 = \Delta V$

I4 = Charge Pump Source Current at $VD_0 = V_P - \Delta V$

I5 = Charge Pump Source Current at VD₀ = V_P/2

I6 = Charge Pump Source Current at $VD_0 = \Delta V$

 ΔV = Voltage offset from the positive and negative rails. Dependent on the VCO tuning range relative to V_{CC} and GND. Typical values are between 0.5V and 1.0V

 V_P refers to either V_P RF or V_P IF

VDo refers to either VDo RF or VDo IF

 ${\rm ID_0}$ refers to either ${\rm ID_0}$ RF or ${\rm ID_0}$ IF

Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_{o} Vs VD_{o} = \frac{(|I1| - |I3|)}{(|I1| + |I3|)} \times 100\%$$
$$= \frac{(|I4| - |I6|)}{(|I4| + |I6|)} \times 100\%$$

Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch

$$ID_o$$
 SINK Vs ID_o SOURCE =
$$\frac{||2| - |15|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$$


Charge Pump Output Current Magnitude Variation Vs Temperature

$$ID_{o} \text{ Vs } T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25^{\circ}C}}{|I_{2}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25^{\circ}C}}{|I_{5}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

Test Setups

LMX233xU Charge Pump Test Setup



The block diagram above illustrates the setup required to measure the LMX233xU device's RF charge pump sink current. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. The IF charge pump measurement setup is similar to the RF charge pump measurement setup. The purpose of this test is to assess the functionality of the RF charge pump.

This setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the $f_{\rm IN}$ RF pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The $OSC_{\rm in}$ pin is tied to $V_{\rm cc}$. This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the D_o RF pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the **Phase Detector Polarity** and **Charge Pump State** states in Code Loader. Similarly, the LOW and HIGH currents can be measured by switching the **Charge Pump Gain's** state between **1X** and **4X** in Code Loader.

Let F_r represent the frequency of the signal applied to the OSC_{in} pin, which is simply zero in this case (DC), and let F_p represent the frequency of the signal applied to the f_{IN} RF pin. The phase detector is sensitive to the rising edges of F_r and F_p . Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of F_p is detected. Since F_r has no rising edge, the charge pump continues to sink current indefinitely.

Toggling the **Phase Detector Polarity** state to negative VCO characteristics allows the measurement of the RF charge pump source current. Likewise, selecting **TRI-STATE** (TRI-STATE ID $_{\rm o}$ RF Bit = 1) for **Charge Pump State** in Code Loader facilitates the measurement of the TRI-STATE current

The measurements are repeated at different temperatures, namely $T_A = -40$ °C, +25 °C, and +85 °C.

Test Setups (Continued)

LMX233xU f_{IN} Sensitivity Test Setup DC Power Supply 2.7V - 5.5V LMX2330SLBEB 10 MHz REF OUT **EVALUATION ≶**18Ω BOARD SIGNAL GENERATOR 100 p 100 MHz - 2500 MHz D_o RF 100 pF IF OUT GND LMX233xU f_{IN} 3 dB PAD 100 pF f_{IN} RF f_{IN} RF GNI CODE LOADER 100 pF GND Data osc_{in} μ WIRE PC UNIVERSAL COUNTER LEVEL SHIFT 10136640

The block diagram above illustrates the setup required to measure the LMX233xU device's RF input sensitivity level. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. The IF input sensitivity test setup is similar to the RF sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the $f_{\rm IN}$ RF input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and swept from 2.7V to 5.5V. The IF PLL is powered down (PWDN IF Bit = 1). By means of a signal generator, an RF signal is applied to the $f_{\rm IN}$ RF pin. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The OSC $_{\rm in}$ pin is tied to $V_{\rm cc}$. The N value is typically set to 10000 in Code Loader, i.e. RF N_CNTRB Word = 156 and RF N_CNTRA Word = 16 for PRE RF Bit = 1 (LMX2330U) or PRE RF = 0 (LMX2331U and LMX2332U). The feedback divider output is routed to the $F_{\rm o}$ LD pin by

selecting the **RF PLL N Divider Output** word (F_oLD Word = 6 or 14) in Code Loader. A Universal Counter is connected to the F_oLD pin and tied to the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to f_{IN} RF / N.

The $f_{\rm IN}$ RF input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_{\rm A} = -40\,^{\circ}{\rm C}$, $+25\,^{\circ}{\rm C}$, and $+85\,^{\circ}{\rm C}$. Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the $f_{\rm IN}$ RF input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the $f_{\rm IN}$ RF input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF PLL loses lock.

Test Setups (Continued)

LMX233xU OSC_{in} Sensitivity Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB **EVALUATION BOARD** o_o RF GNI IF OUT GND LMX233xU f_{IN} I RF OUT 100 pF f_{IN} RF PLL f_{IN} IF f_{IN} RF CODE ____1 100 pF GNE LE LOADER GND osc_{in} Data μ WIRE SIGNAL GENERATOR PC 2 MHz - 100 MHz 1000 pF 0Ω 10 MHz REF OUT UNIVERSAL COUNTER LEVEL SHIFT BUFFFR

10136641

The block diagram above illustrates the setup required to measure the LMX233xU device's OSC_{in} buffer sensitivity level. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. This setup is similar to the $f_{\rm IN}$ sensitivity setup except that the signal generator is now connected to the OSC_{in} pin and both $f_{\rm IN}$ pins are tied to $V_{\rm CC}$. The 51 Ω shunt resistor matches the OSC_{in} input to the signal generator. The R counter is typically set to 1000, i.e. RF R_CNTR Word = 1000 or IF R_CNTR Word = 1000. The reference divider output is routed to the $F_{\rm o}$ LD pin by selecting the RF PLL R Divider Output word ($F_{\rm o}$ LD Word = 2 or 10) or the IF PLL R Divider Output word ($F_{\rm o}$ LD Word = 1 or

9) in Code Loader. Similarly, a Universal Counter is connected to the F_oLD pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to $OSC_{in}/$ RF R_CNTR or $OSC_{in}/$ IF R_CNTR.

Again, $V_{\rm CC}$ is swept from 2.7V to 5.5V. The OSC_{in} input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_{\rm A}$ = -40°C, +25°C, and +85°C. Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

Test Setups (Continued)

LMX233xU f_{IN} Impedance Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB **EVALUATION ≨**18Ω BOARD 茔 100 pF D_o IF D_o RF IF OUT GND LMX233xU f_{IN} IF RF OUT 100 pF f_{IN} RF NETWORK ANALYZER PLL f_{IN} RF GND CODE LOADER 100 pF LE GND Data OSC_{in} μWIRE PC ₹51Ω

The block diagram above illustrates the setup required to measure the LMX233xU device's RF input impedance. The IF input impedance and reference oscillator impedance setups are very much similar. The same setup is used for the LMX2330TMEB/ LMX2330SLEEB Evaluation Boards. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.

To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX233xU device's RF synthesizer is from 100 MHz to 2500 MHz. The standards will be located down the length of the RF OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it

must be included in the calibration. Although not shown, 0 Ω resistors are used to complete the RF OUT transmission line (trace).

LEVEL SHIFT


10136679

To implement an **open** standard, the end of the RF OUT trace is simply left open. To implement a **short** standard, a 0 Ω resistor is placed at the end of the RF OUT transmission line. Last of all, to implement a **matched load** standard, two 100 Ω resistors in parallel are placed at the end of the RF OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S₁₁ parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to $V_{\rm CC}$ and swept from 2.7V to 5.5V. The $OSC_{\rm in}$ pin is tied to the ground plane. Alternatively, the $OSC_{\rm in}$ pin can be tied to $V_{\rm CC}$. In this setup, the complementary input $(\overline{f}_{\rm IN}$ RF) is AC coupled to ground. With the Network Analyzer still connected to RF OUT, the measured $f_{\rm IN}$ RF impedance is displayed.

Note: The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF Bit = 0 **or** PWDN IF Bit = 0), and when the oscillator buffer is powered down (PWDN RF Bit = 1 **and** PWDN IF Bit = 1).

LMX233xU Serial Data Input Timing



Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX233xU, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, F_r, is then presented to the input of a phase/frequency detector and compared with the feedback signal, F_p , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/frequency detector measures the phase error between the F_r and F_p signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF and IF PLLs is provided from an external reference via the $OSC_{\rm in}$ pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 $V_{\rm PP}$. The reference buffer circuit has an approximate $V_{\rm CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the $OSC_{\rm in}$ pin is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC_{in}, by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\phi RF}$ or $F_{\phi IF}$) of 10 MHz is not exceeded.

The RF and IF reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF and IF reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

1.3 PRESCALERS

The $f_{\rm IN}$ RF ($f_{\rm IN}$ IF) and $\overline{f_{\rm IN}}$ RF ($\overline{f_{\rm IN}}$ IF) input pins drive the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modulus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The RF and IF PLL complementary inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler.

1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal, $f_{\rm IN}$, by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\varphi RF}$ or $F_{\varphi IF}$) of 10 MHz is not exceeded.

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF N_CNTRA counter is a 7-bit CMOS swallow counter, programmable from 0 to 127. The IF N_CNTRA counter is also a 7-bit CMOS swallow counter, but programmable from 0 to 15. The three most significant bits are 'don't cares' in this case. The RF N_CNTRB and IF N_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if $N \ge P^*$ (P-1), where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N_CNTRB ≥ N_CNTRA). Refer to Sections 2.5.1, 2.5.2, 2.7.1 and 2.7.2 for details on how to program the N CNTRA and N CNTRB counters. The following equations are useful in determining and programming a particular value of N:

$$\begin{split} N &= (P \ x \ N_CNTRB) + N_CNTRA \\ f_{IN} &= N \ x \ F_{\varphi} \end{split}$$

Definitions:

 F_{ϕ} : RF or IF phase detector comparison

frequency

 f_{IN} : RF or IF input frequency N_CNTRA: RF or IF A counter value N_CNTRB: RF or IF B counter value

P: Preset modulus of the dual modulus

prescaler


LMX2330U RF synthesizer: P = 32 or 64 LMX2331U RF synthesizer: P = 64 or 128 LMX2332U RF synthesizer: P = 64 or 128 LMX233xU IF synthesizer: P = 8 or 16

1.5 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF and IF phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the **PD_POL RF** or **PD_POL IF** control bits, depending on whether the RF or IF VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.6.2** for more details. The phase/frequency detectors have a detection range of -2π to $+2\pi$. The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

1.0 Functional Description (Continued)

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the Do RF or Do IF pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD_POL RF or PD_POL IF = 1.
- 3. Fr is the phase detector input from the reference divider (R counter).
- 4. Fp is the phase detector input from the programmable feedback divder (N counter).
- 5. Do refers to either the RF or IF charge pump output.

1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards $\rm V_P$ RF or $\rm V_P$ IF during pump-up events and towards GND during pump-down events. When locked, $\rm D_o$ RF or $\rm D_o$ IF are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the $\rm ID_o$ RF or $\rm ID_o$ IF control bits.

1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in **Section 2.0 Programming Description**.

1.8 MULTI-FUNCTION OUTPUTS

The LMX233xU device's F_oLD output pin is a multi-function output that can be configured as the RF FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The F_oLD control word is used to select the desired output function. When the PLL is in powerdown mode, the F_oLD output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8 F_oLD**.

1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the F_oLD output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF and IF synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to **Section 2.8 F_oLD** for details on how to program the different lock detect options.

1.0 Functional Description (Continued)

1.8.2 Open Drain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aquisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (ID, RF Bit = 0) in the steady state mode, to 3.8 mA (ID $_{\circ}$ RF Bit = 1) in Fastlock. When the F $_{\circ}$ LD output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 FoLD for details on how to configure the FoLD output to an open drain Fastlock output.

1.8.3 Counter Reset

Three separate counter reset functions are provided. When the F_oLD is programmed to **Reset IF Counters**, both the IF feedback divider and the IF reference divider are held at their load point. When the **Reset RF Counters** is programmed, both the RF feedback divider and the RF reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8 F_oLD** for more details.

1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate F_oLD word. This is essential when performing OSC_{in} or f_{iN} sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8** F_oLD for more details on how to route the appropriate divider output to the F_oLD pin.

1.9 POWER CONTROL

Each synthesizer in the LMX233xU device is individually power controlled by device powerdown bits. The powerdown word is comprised of the PWDN RF (PWDN IF) bit, in conjuction with the TRI-STATE ID_o RF (TRI-STATE ID_o IF) bit. The powerdown control word is used to set the operating mode of the device. Refer to Sections 2.4.4, 2.5.4, 2.6.4, and 2.7.4 for details on how to program the RF or IF powerdown bits

When either the RF synthesizer or the IF synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The Do RF (Do IF), f_{IN} RF (f_{IN} IF), and $\overline{f_{IN}}$ RF ($\overline{f_{IN}}$ IF) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF and IF synthesizers are powered down. The OSC in pin is forced to a HIGH state through an approximate 100 k Ω resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

Synchronous Powerdown Mode

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

Asynchronous Powerdown Mode

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID _o	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

Notes:

- 1. TRI-STATE ${\rm ID_o}$ refers to either the TRI-STATE ${\rm ID_o}$ RF or TRI-STATE ${\rm ID_o}$ IF bit .
- 2. PWDN refers to either the PWDN RF or PWDN IF bit.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit *Data[19:0] Field* and a 2-bit *Address[1:0] Field* as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in **Section 2.3 CONTROL REGISTER CONTENT MAP**.

MSB	LSB
Data[19:0]	Address[1:0]
21 2	1 0

2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Addre	ss[1:0]	Target
Fie	eld	Register
0	0	IF R
0	1	IF N
1	0	RF R
1	1	RF N

2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

(Continued)
Description
Programming
2.0

Reg.	Most S	Reg. Most Significant Bit	ıt Bit							SHIFT	SHIFT REGISTER BIT LOCATION	TER BIT	LOCA	TION						Least	Least Significant Bit	ant Bit
	21	20	19	18	17	16	15	14	13	12	=	10	6	œ	7	9	2	4	က	7	-	0
										Data Field	Field										Add	Address
π R	F _o LD0	IF R F _o LD0 F _o LD2 TRI-STATE		° ±	PO_ F							 	IF R_CNTR[14:0]	[4:0]							0	0
Z <u>L</u>	PWDN	PRE F					IF N_CNTRB[10:0]	RB[10:0								Z <u>H</u>	IF N_CNTRA[6:0]	[6:0]			0	-
R R	F _o LD1	RF R F _o LD1 F _o LD3 TRI-STATE	TRI- STATE ID _o RF	ID _o	PD_ POL RF							RF R __	RF R_CNTR[14:0]	14:0]							-	0
A N	PWDN	PRE RF				<u> </u>	RF N_CNTRB[10:0]	.RB[10:0	[0							RF N	RF N_CNTRA[6:0]	[6:0]			-	-

2.4 IF R REGISTER

The IF R register contains the IF R_CNTR, PD_POL IF, ID $_{\rm o}$ IF, and TRI-STATE ID $_{\rm o}$ IF control words, in addition to two bits that compose the F $_{\rm o}$ LD control word. The detailed descriptions and programming information for each control word is discussed in the following sections. IF R_CNTR[14:0]

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	TER B	IT LC	CATI	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Doto	Field				•						Add	ress
										Dala	rieia										Fie	eld
IF R	F _o LD0		TRI- STATE ID ₀ IF	ID ₀	PD_ POL IF							IF R_0	CNTR	[14:0]							0	0

2.4.1 IF R_CNTR[14:0] IF SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER)

IF R[2:16]

The IF reference divider (IF R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio							IF R	CNTR	[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

2.4.2 PD_POL IF


IF SYNTHESIZER PHASE DETECTOR POLARITY

IF R[17]

The PD_POL IF bit is used to control the IF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fun	ction
			0	1
PD_POL IF	IF R[17]	IF Phase Detector	IF VCO Negative	IF VCO Positive
		Polarity	Tuning	Tuning
			Characteristics	Characteristics

IF VCO Characteristics



2.4.3 ID_o IF IF SYNTHESIZER CHARGE PUMP CURRENT GAIN

IF R[18]

The ID_o IF bit controls the IF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o IF	IF R[18]	IF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

2.4.4 TRI-STATE ID. IF IF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

IF R[19]

The TRI-STATE ID_o IF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o IF bit.

Furthermore, the TRI-STATE ${\rm ID_o}$ IF bit operates in conjuction with the PWDN IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
TRI-STATE ID _o IF	IF R[19]	IF Charge Pump TRI-STATE Current	IF Charge Pump Normal Operation	IF Charge Pump Output in High Impedance State

2.5 IF N REGISTER

The IF N register contains the IF N_CNTRA, IF N_CNTRB, PRE IF, and PWDN IF control words. The IF N_CNTRA and IF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER B	IT LC	CAT	ON				Leas	t Sigi	nificai	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•	•	•		•		Data	Field			•	•				•			ress eld
IF N	PWDN	PRE				IF N	N_CN	TRB[1	0:0]							IF N_	CNTF	RA[6:0]		0	1

2.5.1 IF N_CNTRA[6:0] IF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

IF N[2:8]

The IF N_CNTRA control word is used to setup the IF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The IF N_CNTRA control word can be programmed to values ranging from 0 to 15. The three most significant bits are 'don't care bits' in this case.

Divide Ratio			I	F N_CNTRA[6:0]		
	6	5	4	3	2	1	0
0	Х	X	Х	0	0	0	0
1	Х	Х	X	0	0	0	1
•	•	•	•	•	•	•	•
15	X	X	X	1	1	1	1

2.5.2 IF N_CNTRB[10:0] IF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER)

IF N[9:19]

The IF N_CNTRB control word is used to setup the IF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The IF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide					IF N	I_CNTRB[1	0:0]				
Ratio	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

2.5.3 PRE IF

IF SYNTHESIZER PRESCALER SELECT

IF N[20]

The IF synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Fund	ction
			0	1
PRE IF	IF N[20]	IF Prescaler Select	8/9 Prescaler Selected	16/17 Prescaler Selected

2.5.4 PWDN IF IF SYNTHESIZER POWERDOWN

IF N[21]

The PWDN IF bit is used to switch the IF PLL between a powered up and powered down mode.

Furthermore, the PWDN IF bit operates in conjuction with the TRI-STATE ${\rm ID_o}$ IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	otion
			0	1
PWDN IF	IF N[21]	IF Powerdown	IF PLL Active	IF PLL Powerdown

2.6 RF R REGISTER

The RF R register contains the RF R_CNTR, PD_POL RF, ID_o RF, and TRI-STATE ID_o RF control words, in addition to two bits that compose the F_oLD control word. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS [®]	TER E	BIT LO	CAT	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2												1	0		
		Data Field													Add	ress						
	Data Field													Fie	eld							
RF			TRI-																			
R			STATE	IDo	PD_							RF R	CNTE	3[14.0	1]						1	0
	F ₀ LD1	POLDS POL RF R_CNTR[14:U]												'								
			RF		RF																	

2.6.1 RF R_CNTR[14:0] RF SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF R[2:16]

The RF reference divider (RF R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio							RF R	_CNTR	[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


2.6.2 PD_POL RF RF SYNTHESIZER PHASE DETECTOR POLARITY

RF R[17]

The PD_POL RF bit is used to control the RF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Function			
			0	1		
PD_POL RF	RF R[17]	RF Phase Detector	RF VCO Negative	RF VCO Positive		
		Polarity	Tuning	Tuning		
			Characteristics Characteristics			

RF VCO Characteristics



2.6.3 ID_o RF RF SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF R[18]

The IDo RF bit controls the RF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o RF	RF R[18]	RF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA 3.80 mA	

2.6.4 TRI-STATE ID, RF RF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF R[19]

The TRI-STATE ID_o RF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o RF bit.

Furthermore, the TRI-STATE ${\rm ID_o}$ RF bit operates in conjuction with the PWDN RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function			
			0	1		
TRI-STATE ID _o RF	RF R[19]	RF Charge Pump	RF Charge Pump RF Charge Pump			
		TRI-STATE Current	Normal Operation	Output in High		
			Impedance State			

2.7 RF N REGISTER

The RF N register contains the RF N_CNTRA, RF N_CNTRB, PRE RF, and PWDN RF control words. The RF N_CNTRA and RF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.															nificai	nt Bit						
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Data Field														ress eld						
RF N	PWDN RF	REN_CNTRB[10:0] REN_CNTRA[6:0]											1	1								

2.7.1 RF N CNTRA[6:0] RF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF N[2:8]

The RF N_CNTRA control word is used to setup the RF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF N_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio			F	RF N_CNTRA[6:0	0]		
	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

2.7.2 RF N_CNTRB[10:0] RF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER)

RF N[9:19]

The RF N_CNTRB control word is used to setup the RF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF N_CNTRB[10:0]												
Ratio	10	9	8	7	6	5	4	3	2	1	0			
3	0	0	0	0	0	0	0	0	0	1	1			
4	0	0	0	0	0	0	0	0	1	0	0			
•	•	•	•	•	•	•	•	•	•	•	•			
2047	1	1	1	1	1	1	1	1	1	1	1			

2.7.3 PRE RF RF SYNTHESIZER PRESCALER SELECT

RF N[20]

The RF synthesizer utilizes a selectable dual modulus prescaler.

LMX2330U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Fund	ction	
			0	1	
PRE RF	RF N[20]	RF Prescaler Select	32/33 Prescaler	64/65 Prescaler	
			Selected Selected		

LMX2331U and LMX2332U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Function	
			0	1
PRE RF	RF N[20]	RF Prescaler Select	64/65 Prescaler Selected	128/129 Prescaler Selected

2.7.4 PWDN RF RF SYNTHESIZER POWERDOWN

RF N[21]

The PWDN RF bit is used to switch the RF PLL between a powered up and powered down mode.

Furthermore, the PWDN RF bit operates in conjuction with the TRI-STATE ${\rm ID_o}$ RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function	
			0	1
PWDN RF	RF N[21]	RF Powerdown	RF PLL Active	RF PLL Powerdown


2.8 F_oLD[3:0] MULTI-FUNCTION OUTPUT SELECT

[RF R[20], IF R[20], RF R [21], IF R[21]]

The F_oLD control word is used to select which signal is routed to the F_oLD pin.


F _o LD3	F _o LD2	F _o LD1	F _o LD0	F _o LD Output State	
0	0	0	0	LOW Logic State Output	
0	0	0	1	IF PLL R Divider Output, Push-Pull Output	
0	0	1	0	RF PLL R Divider Output, Push-Pull Output	
0	0	1	1	Open Drain Fastlock Output	
0	1	0	0	IF PLL Analog Lock Detect, Push-Pull Output	
0	1	0	1	IF PLL N Divider Output, Push-Pull Output	
0	1	1	0	RF PLL N Divider Output, Push-Pull Output	
0	1	1	1	Reset IF Counters, LOW Logic State Output	
1	0	0	0	RF Analog Lock Detect, Push-Pull Output	
1	0	0	1	IF PLL R Divider Output, Push-Pull Output	
1	0	1	0	RF PLL R Divider Output, Push-Pull Output	
1	0	1	1	Reset RF Counters, LOW Logic State Output	
1	1	0	0	RF and IF Analog Lock Detect, Push-Pull Output	
1	1	0	1	IF PLL N Divider Output, Push-Pull Output	
1	1	1	0	RF PLL N Divider Output, Push-Pull Output	
1	1	1	1	Reset All Counters, LOW Logic State Output	

Physical Dimensions inches (millimeters) unless otherwise noted



20-Pin Thin Shrink Small Outline Package (TM) NS Package Number MTC20


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS


RECOMMENDED LAND PATTERN

1:1 RATIO WITH PACKAGE SOLDER PADS




24-Pin Chip Scale Package (SLB) **NS Package Number SLB24A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS

DIMENSIONS ARE IN MILLIMETERS



20-Pin Ultra Thin Chip Scale Package (SLE) **NS Package Number SLE20A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

National Semiconductor

Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.