

# TP5510 Full Duplex Analog Front End (AFE) for Consumer Applications

# **General Description**

The TP5510 consists of a  $\mu$ -law monolithic AFE device utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial data interface. The device is fabricated using National's advanced double-poly CMOS process (microCMOS).


The A/D portion of the device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise, and a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a compressing A/D which samples the filtered signal and converts it to the  $\mu$ -law digital format. The decode portion of the device consists of an expanding D/A, which reconstructs the analog signal from the compressed  $\mu$ -law code, a low-pass filter which corrects for the sin x/x response of the D/A output and rejects signals above 3400 Hz, followed by a single-ended power amplifier capable of driving low impedance loads. The device requires a 1.536 MHz, 1.544 MHz or 2.048 MHz master clock, bit clocks which may vary from 64 kHz to 2.048 MHz; and 8 kHz frame sync pulses.

### **Features**

- Complete A/D and D/A with filter system including:
  - Serial Data Interface
  - Encode high-pass and low-pass filter
  - Decode low-pass filter with sin x/x correction
  - Active RC noise filters
  - μ-law compatible A/D and D/A
  - Internal precision voltage reference
  - Internal auto-zero circuitry
- μ-law—TP5510
- ±5V operation
- Low operating power—typically 60 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes PC card circuit density
- Plastic DIP and SOIC packages
- 8-bit digital I/O
- 13-bit dynamic range
- Use with DSP processor
- Applications: Tapeless Answering Machines, Cordless Phones, Cellular Radio

# **Connection Diagram**

### **Dual-In-Line Package**



TL/H/11186-1

Order Number TP5510WM See NS Package Number M16B

Order Number TP5510N See NS Package Number N16A

TRI-STATE® is a registered trademark of National Semiconductor Corporation

# ANALOG WELT RC ANALOG WELT RC ACTIVE FILTER ACTIVE FILTER ACTIVE FILTER WOLTAGE REFERENCE ACTIVE SWITCHED BAND-78SS FILTER ACTIVE COMPRIATOR OCCUMPRATOR AND CONTROL CONTROL

FIGURE 1

TL/H/11186-2

# **Pin Description**

Symbol	Function	Symbol	Function
$V_{BB}$	Negative power supply pin. $V_{BB} = -5V \pm 5\%$ .	FS <sub>D</sub>	Decode frame sync pulse which enables $BCLK_R$ to shift data into $D_D$ . $FS_D$ is an
GNDA	Analog ground. All signals are referenced to this pin.		8 kHz pulse train. See <i>Figures 2</i> and <i>3</i> for timing details.
VF <sub>D</sub> O	Analog output of the receive power amplifier.	$D_D$	Decode data input. Data is shifted into $D_D$ following the $FS_D$ leading edge.
Vcc	Positive power supply pin. $V_{CC} = \pm 5V \pm 5\%$ .	BCLK <sub>D</sub> /CLKSEL	The bit clock which shifts data into $D_D$ after the FS $_D$ leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK $_D$ is used for both encode and decode directions (see Table 1).

## Pin Description (Continued)

Symbol	Function
MCLK <sub>D</sub> /PDN	Encode master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>E</sub> , but should be synchronous with MCLK <sub>D</sub> is connected continuously low, MCLK <sub>D</sub> is selected for all internal timing. When MCLK <sub>D</sub> is connected continuously high, the device is powered down.
MCLK <sub>E</sub>	Encode master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>D</sub> . Best performance is realized from synchronous operation.
FS <sub>E</sub>	Encode frame sync pulse input which enables $\mathrm{BCLK}_{\mathrm{E}}$ to shift out the data on $\mathrm{D}_{\mathrm{E}}$ . FS <sub>E</sub> is an 8 kHz pulse train, see <i>Figures 2</i> and 3 for timing details.
BCLKE	The bit clock which shifts out the data on D <sub>E</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>E</sub> .
D <sub>E</sub>	The TRI-STATE® data output which is enabled by FS <sub>E</sub> .
TSE	Open drain output which pulses low during the A/D time slot.
GS <sub>E</sub>	Analog output of the encode input amplifier. Used to externally set gain.
VF <sub>E</sub> I-	Inverting input of the encode input amplifier.
VF <sub>E</sub> I <sup>+</sup>	Non-inverting input of the encode input amplifier.

# **Functional Description**

### **POWER-UP**

When power is first applied, power-on reset circuitry initializes the AFE and places it into a power-down state. All nonessential circuits are deactivated and the  $D_E$  and  $VF_DO$  outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the  $MCLK_D/PDN$  pin and  $FS_E$  and/or  $FS_D$  pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the  $MCLK_D/PDN$  pin high; the alternative is to hold both  $FS_E$  and  $FS_D$  inputs continuously low—the device will power-down approximately 2 ms after the last  $FS_E$  or  $FS_D$  pulse. Power-up will occur on the first  $FS_E$  or  $FS_D$  pulse. The TRI-STATE data output,  $D_E$ , will remain in the high impedance state until the second  $FS_E$  pulse.

### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the encode and decode directions. In this mode, a clock must be applied to  $\mathsf{MCLK}_\mathsf{E}$  and the  $\mathsf{MCLK}_\mathsf{D}/\mathsf{PDN}$  pin can be used as a power-down control. A low level on  $\mathsf{MCLK}_\mathsf{D}/\mathsf{PDN}$  powers up the device and a high level powers down the device. In either case,  $\mathsf{MCLK}_\mathsf{E}$  will be selected as the master clock for both the encode and decode circuits. A bit clock must also be applied to  $\mathsf{BCLK}_\mathsf{E}$ 

and the BCLK<sub>D</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK $_{\rm D}$ /CLKSEL pin, BCLK $_{\rm E}$  will be selected as the bit clock for both the encode and decode directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK $_{\rm D}$ /CLKSEL. In this synchronous mode, the bit clock, BCLK $_{\rm E}$ , may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK $_{\rm E}$ .

Each FS<sub>E</sub> pulse begins the encoding cycle and the data from the previous encode cycle is shifted out of the enabled D<sub>E</sub> output on the positive edge of BCLK<sub>E</sub>. After 8-bit clock periods, the TRI-STATE D<sub>E</sub> output is returned to a high impedance state. With an FS<sub>D</sub> pulse, data is latched via the D<sub>D</sub> input on the negative edge of BCLK<sub>E</sub> (or BCLK<sub>D</sub> if running). FS<sub>E</sub> and FS<sub>D</sub> must be synchronous with MCLK<sub>E/D</sub>.

**TABLE I. Selection of Master Clock Frequencies** 

BCLK <sub>D</sub> /CLKSEL	Master Clock Frequency Selected TP5510					
Clocked	1.536 MHz or 1.544 MHz					
0	2.048 MHz					
1	1.536 MHz or 1.544 MHz					

### **ASYNCHRONOUS OPERATION**

For asynchronous operation, separate encode and decode clocks may be applied.  $MCLK_E$  and  $MCLK_D$  must be 1.536 MHz or 1.544 MHz for the TP5510, and need not be synchronous. For best transmission performance, however,  $MCLK_D$  should be synchronous with  $MCLK_E$ , which is easily achieved by applying only static logic levels to the  $MCLK_D$  PDN pin. This will automatically connect  $MCLK_E$  to all internal  $MCLK_D$  functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.  $FS_E$  starts each A/D conversion cycle and must be synchronous with  $MCLK_E$  and  $MCLK_E$ .  $MCLK_D$  conversion cycle and must be synchronous with  $MCLK_E$  and  $MCLK_D$  must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode.  $MCLK_E$  and  $MCLK_D$  may operate from 64 kHz to 2.048 MHz.

# SHORT FRAME SYNC OPERATION

The AFE can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSE and FSD, must be one bit clock period long, with timing relationships specified in  $Figure\ 2$ . With FSE high during a falling edge of BCLKE, the next rising edge of BCLKE enables the DE TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the DE output. With FSD high during a falling edge of BCLKE in synchronous mode), the next falling edge of BCLKE latches in the sign bit. The following seven falling

## Functional Description (Continued)

edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS<sub>E</sub> and FS<sub>D</sub>, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync,  $FS_E$ , the AFE will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The  $D_{\mbox{\footnotesize E}}$  TRI-STATE output buffer is enabled with the rising edge of  $FS_E$  or the rising edge of  $BCLK_E$ , whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKE rising edges clock out the remaining seven bits. The DF output is disabled by the falling BCLKE edge following the eighth rising edge, or by FSE going low, whichever comes later. A rising edge on the decode frame sync pulse,  $FS_D$ , will cause the data at  $D_D$  to be latched in on the next eight falling edges of BCLKD (BCLKE in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

### **ENCODE SECTION**

The encode section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-ca-

pacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the A/D sample-and-hold circuit. The A/D is of compressing type according to  $\mu\text{-law}$  coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload  $(t_{MAX})$  of nominally 2.5V peak (See Table of Transmission Characteristics). The FS $_{\rm E}$  frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D $_{\rm E}$  at the next FS $_{\rm E}$  pulse. The total encoding delay will be approximately 165  $\mu s$  (due to the encode filter) plus 125  $\mu s$  (due to encoding delay), which totals 290  $\mu s$ . Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

### **DECODE SECTION**

The decode section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The DAC is  $\mu\text{-law}$  and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/power amplifier capable of driving a 600 $\Omega$  load to a level of 7.2 dBm. The decode section is unity-gain. Upon the occurrence of FSD, the data at the DD input is clocked in on the falling edge of the next eight BCLKD (BCLKE) periods. At the end of the DAC time slot, the D/A conversion cycle begins, and 10  $\mu\text{s}$  later the DAC utput is updated. The total DAC delay is  $\sim$  10  $\mu\text{s}$  (DAC update) plus 110  $\mu\text{s}$  (filter delay) plus 62.5  $\mu\text{s}$  (½ frame), which gives approximately 180  $\mu\text{s}$ .

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V<sub>CC</sub> to GNDA V<sub>BB</sub> to GNDA -7VVoltage at any Analog Input

or Output  $V_{\mbox{\footnotesize CC}}\!+\!0.3\mbox{\footnotesize V}$  to  $V_{\mbox{\footnotesize BB}}\!-\!0.3\mbox{\footnotesize V}$  Voltage at any Digital Input or

 $V_{CC}$  + 0.3V to GNDA - 0.3V Output Operating Temperature Range  $-25^{\circ}\text{C}$  to  $+\ 125^{\circ}\text{C}$ Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

300°C Lead Temperature (Soldering, 10 seconds) 2000V ESD (Human Body Model)

Latch-Up Immunity = 100 mA on any Pin


 $\textbf{Electrical Characteristics} \ \ \textbf{Unless otherwise noted, limits printed in BOLD } \ \ \textbf{characters are guaranteed for V}_{CC}$ = 5.0V  $\pm$ 5%, V<sub>BB</sub> = -5.0V  $\pm$ 5%; T<sub>A</sub> = 0°C to 70°C by correlation with 100% electrical testing at T<sub>A</sub> = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at V<sub>CC</sub> = 5.0V, V<sub>BB</sub> = -5.0V, T<sub>A</sub> = 25°C.

Symbol	Parameter Conditions		Min	Тур	Max	Units
DIGITAL IN	ITERFACE					
$V_{IL}$	Input Low Voltage				0.6	V
$V_{IH}$	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	$\begin{array}{c} D_E, \ I_L = 3.2 \text{ mA} \\ \underline{SIG_D}, \ I_L = 1.0 \text{ mA} \\ \overline{TS_E}, \ I_L = 3.2 \text{ mA}, \ \text{Open Drain} \end{array}$			0.4 0.4 0.4	V V
V <sub>OH</sub>	Output High Voltage	$D_{E}$ , $I_{H}$ = $-3.2$ mA SIG $_{D}$ , $I_{H}$ = $-1.0$ mA	2.4 2.4			V
I <sub>IL</sub>	Input Low Current	GNDA≤V <sub>IN</sub> ≤V <sub>IL</sub> , All Digital Inputs	-10		10	μΑ
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		10	μΑ
loz	Output Current in High Impedance State (TRI-STATE)	$D_E$ , $GNDA \le V_O \le V_{CC}$	-10		10	μΑ
ANALOG IN	NTERFACE WITH ENCODE INPUT A	MPLIFIER (ALL DEVICES)				
I <sub>I</sub> EA	Input Leakage Current	$-2.5V \le V \le +2.5V$ , $VF_EI^+$ or $VF_EI^-$	-200		200	nA
R <sub>I</sub> EA	Input Resistance	$-2.5V \le V \le +2.5V$ , $VF_{E}I^{+}$ or $VF_{E}I^{-}$	10			МΩ
R <sub>O</sub> EA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R <sub>L</sub> EA	Load Resistance	GS <sub>E</sub>	10			kΩ
C <sub>L</sub> EA	Load Capacitance	GS <sub>E</sub>			50	pF
V <sub>O</sub> EA	Output Dynamic Range	GS <sub>E</sub> , R <sub>L</sub> ≥10 kΩ	-2.8		2.8	٧
A <sub>V</sub> EA	Voltage Gain	VF <sub>E</sub> I <sup>+</sup> to GS <sub>E</sub>	5000			V/V
F <sub>U</sub> EA	Unity Gain Bandwidth		1	2		MHz
$V_{OS}EA$	Offset Voltage		-20		20	mV
V <sub>CM</sub> EA	Common-Mode Voltage	CMRREA > 60 dB	-2.5		2.5	V
CMRREA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRREA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG IN	NTERFACE WITH DECODE FILTER (A	ALL DEVICES)				
R <sub>O</sub> DF	Output Resistance	Pin VF <sub>D</sub> O		1	3	Ω
$R_LDF$	Load Resistance	$VF_DO = \pm 2.5V$	600			Ω
C <sub>L</sub> DF	Load Capacitance				500	pF
VOS <sub>D</sub> O	Output DC Offset Voltage		-200		200	mV
POWER DIS	SSIPATION (ALL DEVICES)					
I <sub>CC</sub> 0	Power-Down Current	No Load (Note)		0.5	3	mA
I <sub>BB</sub> 0	Power-Down Current	No Load (Note)		0.05	1	mA
I <sub>CC</sub> 1	Power-Up Active Current	No Load		6.0	12	mA
I <sub>BB</sub> 1	Power-Up Active Current	No Load		6.0	12	mA

Note:  $I_{CC}0$  and  $I_{BB}0$  are measured after first achieving a power-up state.

**Timing Specifications** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A=25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC}=5.0V$ ,  $V_{BB}=-5.0V$ ,  $V_{AB}=-5.0V$ ,

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
1/t <sub>PM</sub>	Frequency of Master Clocks	ncy of Master Clocks  Depends on the Device Used and the BCLK <sub>D</sub> /CLKSEL Pin.  MCLK <sub>E</sub> and MCLK <sub>D</sub>		1.536 1.544 <b>2.048</b>		MHz MHz MHz	
t <sub>DM</sub>	Rise Time of Master Clock	MCLK <sub>E</sub> and MCLK <sub>D</sub>			50	ns	
t <sub>FM</sub>	Fall Time of Master Clock	MCLK <sub>E</sub> and MCLK <sub>D</sub>			50	ns	
$t_{PB}$	Period of Bit Clock	485 488 1		15725	ns		
$t_{DB}$	Rise Time of Bit Clock	BCLK <sub>E</sub> and BCLK <sub>D</sub>			50	ns	
t <sub>FB</sub>	Fall Time of Bit Clock	BCLK <sub>E</sub> and BCLK <sub>D</sub>		50	ns		
t <sub>WMH</sub>	Width of Master Clock High	MCLK <sub>E</sub> and MCLK <sub>D</sub>	160			ns	
t <sub>WML</sub>	Width of Master Clock Low	MCLK <sub>E</sub> and MCLK <sub>D</sub>	160			ns	
t <sub>SBFM</sub>	Set-Up Time from $BCLK_E$ High to $MCLK_E$ Falling Edge	First Bit Clock after the Leading Edge of FS <sub>E</sub>	100			ns	
tSFFM	Set-Up Time from $FS_E$ High to $MCLK_E$ Falling Edge	Long Frame Only	100			ns	
t <sub>WBH</sub>	Width of Bit Clock High	V <sub>IH</sub> = 2.2V	160			ns	
$t_{WBL}$	Width of Bit Clock Low	V <sub>IL</sub> =0.6V	160			ns	
t <sub>HBFL</sub>	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns	
t <sub>HBFS</sub>	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns	
t <sub>SFB</sub>	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	115			ns	
t <sub>DBD</sub>	Delay Time from BCLK <sub>E</sub> High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	ns	
t <sub>DBTS</sub>	Delay Time to TSE Low	Load = 150 pF plus 2 LSTTL Loads			140	ns	
t <sub>DZC</sub>	Delay Time from BCLK <sub>E</sub> Low to Data Output Disabled	C <sub>L</sub> = 0 pF to 150 pF	50		165	ns	
t <sub>DZF</sub>	Delay Time to Valid Data from FS <sub>E</sub> or BCLK <sub>E</sub> , Whichever Comes Later	C <sub>L</sub> =0 pF to 150 pF	20		165	ns	
t <sub>SDB</sub>	Set-Up Time from D <sub>D</sub> Valid to BCLK <sub>D/E</sub> Low		50			ns	
t <sub>HBD</sub>	Hold Time from BCLK <sub>D/E</sub> Low to D <sub>D</sub> Invalid		50			ns	
t <sub>SF</sub>	Set-Up Time from $FS_{E/D}$ to $BCLK_{E/D}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns	
t <sub>HF</sub>	Hold Time from BCLK <sub>E/D</sub> Low to FS <sub>E/D</sub> Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns	
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS <sub>E</sub> or FS <sub>D</sub> )	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns	
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns	



**Transmission Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A=25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN}=0$  dBm0, encode input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC}=5.0V$ ,  $V_{BB}=-5.0V$ ,  $V_{AB}=-5.0V$ ,

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	DE RESPONSE					
	Absolute Levels (Definition of Nominal Gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
$t_{MAX}$	Max Overload Level	TP5510, (3.17 dBm0)		2.501		$V_{PK}$
G <sub>EA</sub>	Encode Gain, Absolute	$T_A$ = 25°C, $V_{CC}$ = 5V, $V_{BB}$ = -5V Input at $GS_E$ = 0 dBm0 at 1020 Hz	-0.5	-0.5		dB
G <sub>ER</sub>	Encode Gain, Relative to G <sub>EA</sub>	f= 16 Hz f= 50 Hz f= 60 Hz f= 200 Hz f= 300 Hz - 3000 Hz f= 3400 Hz f= 4000 Hz f= 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-2.0 -0.5 -1.5		-35 -25 -21 -0.1 <b>0.15</b> <b>0.5</b> -10 -25	6B 6B 6B 6B 6B
G <sub>EAT</sub>	Absolute Encode Gain Variation with Temperature	Relative to G <sub>EA</sub>	-0.3		0.3	dB
G <sub>ERL</sub>	Encode Gain Variations with Level	Sinusoidal Test Method Reference Level = $-10$ dBm0 VF <sub>E</sub> I + = $-40$ dBm0 to $+3$ dBm0 VF <sub>E</sub> I + = $-50$ dBm0 to $-40$ dBm0	- <b>0.4</b> - <b>0.8</b>		0.4 0.8	dB dB
G <sub>DA</sub>	Decode Gain, Absolute	T <sub>A</sub> =25°C, V <sub>CC</sub> =5V, V <sub>BB</sub> =-5V Input=Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	<b>- 0.5</b>		0.5	dB
G <sub>DR</sub>	Decode Gain, Relative to G <sub>DA</sub>	f= 0 Hz to 3000 Hz f= 3400 Hz f= 4000 Hz	- 0.5 - 1.5		0.5 0.5 – 14	dB dB dB
G <sub>DAT</sub>	Absolute Decode Gain Variation with Temperature	Relative to G <sub>DA</sub>	-0.3		0.3	dB
G <sub>DAV</sub>	Absolute Decode Gain Variation with Supply Voltage	Relative to G <sub>DA</sub>	-0.05		0.05	dB
G <sub>DRL</sub>	Decode Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40 dBm0 to +3 dBm0 = -50 dBm0 to -40 dBm0 = -55 dBm0 to -50 dBm0	- 0.4 - 0.8 - 2.5		0.4 0.8 2.5	dB dB dB
V <sub>DO</sub>	Decode Output Drive Level	$R_{I} = 600\Omega$	-2.5		2.5	V

**Transmission Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A=25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN}=0$  dBm0, encode input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC}=5.0V$ ,  $V_{BB}=-5.0V$ ,  $V_{AB}=25^{\circ}C$ . (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
NOISE						
N <sub>EC</sub>	Encode Noise, C Message Weighted	TP5510 (Note 1)		12	16	dBrnC0
N <sub>DC</sub>	Decode Noise, C Message Weighted	Digital Code is Alternating Positive and Negative Zero —TP5510		8	11	dBrnC0
N <sub>DS</sub>	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around Measurement, VF <sub>E</sub> I + = 0 Vrms			-53	dBm0
PPSR <sub>E</sub>	Positive Power Supply Rejection, Encode	$VF_{E}I^{+} = -50 \text{ dBm0}$ $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0  kHz - 50  kHz  (Note 2)	-30			dBC
NPSRE	Negative Power Supply Rejection, Encode	$VF_{E}I^{+} = -50 \text{ dBm0}$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0  kHz - 50  kHz  (Note 2)	-30			dBC
PPSR <sub>D</sub>	Positive Power Supply Rejection, Decode	PCM Code Equals Positive Zero $V_{CC} = 5.0 \ V_{DC} + 100 \ mVrms$ $Measure \ VF_D0$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 50 \ kHz$	30 30			dBC dB
NPSR <sub>D</sub>	Negative Power Supply Rejection, Decode	PCM Code Equals Positive Zero $V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$ $Measure VF_{D0}$ $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 50 \text{ kHz}$	30 30			dBC dB

**Transmission Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  by correlation with 100% electrical testing at  $T_A=25^{\circ}\text{C}$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN}=0$  dBm0, encode input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC}=5.0V$ ,  $V_{BB}=-5.0V$ ,  $V_{AB}=25^{\circ}\text{C}$ . (Continued)

Symbol	Parameter		Conditions				Min	Т	ур	Max	Units
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz to 3400 Hz Input Digital Code Applied								-30	dB
		at D <sub>D</sub> .	z-7600 Hz							-30	dB
			z-8400 Hz							-30	dB
			z-100,000 Hz							-30	dB
DISTORTIC	ON	•									
STD <sub>E</sub>	Signal to Total Distortion	Sinusoida	I Test Method (Note	3)							
STDD	Encode or Decode	Level = 3	3.0 dBm0				28				dBC
	Half-Channel	= 0	dBm0 to -30 dBm0	)			30				dBC
		= -	-40 dBm0				25				dBC
SFDE	Single Frequency Distortion, Encode									-41	dB
SFD <sub>D</sub>	Single Frequency Distortion, Decode									-41	dB
IMD	Intermodulation Distortion	Loop Around Measurement,  VF <sub>Encode</sub> + = -4 dBm0 to -21 dBm0, Two  Frequencies in the Range  300 Hz-3400 Hz				10				_35	dB
CROSSTAL	_K										
CT <sub>E-D</sub>	Encode to Decode Crosstalk, 0 dBm0 Encode Level	f=300 Hz D <sub>D</sub> =Quie	z-3400 Hz et Code					_	-90	-70	dB
CT <sub>D-E</sub>	Decode to Encode Crosstalk, 0 dBm0 Decode Level	f = 300 Hz-3400 Hz, VF <sub>E</sub> I = Multitone (Note 2)						-	90	-70	dB
		Form	at at D <sub>E</sub> Output					•			•
						ΤΡ5 μ-L					
	V <sub>IN</sub> (at GS <sub>E</sub> ) = + Full-Scale		1	0	0	0	0	0	0	0	
	V <sub>IN</sub> (at GS <sub>E</sub> )=0V		{1 0	1	1	1	1	1	1	1	
	V <sub>IN</sub> (at GS <sub>E</sub> ) = -Full-Scale		0	0	0	0	0	0	0	0	

# **Applications Information**

### **POWER SUPPLIES**

While the pins of the AFE are well protected against electrical misuse, it is recommended but not mandatory that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This


minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu\text{F}$  supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub>, as close to the device as possible.

For best performance, if more than 1 AFE is on a card, the ground point of each AFE on a card should be connected to a common card ground in star formation, rather than via a ground bus.

This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10  $\mu\text{F}$  capacitors.


0.0160-0.0500 TYP ALL LEADS

# Physical Dimensions inches (millimeters) unless otherwise noted



Molded Small Outline Package (WM) Order Number TP5510WM NS Package Number M16B

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package (N) Order Number TP5510N NS Package Number N16A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N16A (REV E)



National Semiconductor Corporation Americas

Americas Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 Email: support@nsc.com

Email: support@nschttp://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com
Deutsch Teil: +49 (0) 180-530 85 85 English Teil: +49 (0) 180-532 78 22 Français Teil: +49 (0) 180-532 78 35 Italiano Teil: +49 (0) 180-534 16 80

National Semiconductor Southeast Asia Fax: (852) 2376 3901 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-7561 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.