

TP3076

COMBO® II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications

General Description

The TP3076 is a second-generation combined PCM CODEC and Filter devices optimized for digital switching applications on subscriber line and trunk cards and digital phone applications. Using advanced switched capacitor techniques, COMBO II combines transmit bandpass and receive low-pass channel filters with a companding PCM encoder and decoder. The devices are A-law and μ -law selectable and employ a conventional serial PCM interface capable of being clocked up to 4.096 MHz. A number of programmable functions may be controlled via a serial control port.

Channel gains are programmable over a 25.4 dB range in each direction.


To enable COMBO II to interface to the SLIC control leads, a number of programmable latches are included; each may be configured as either an input or an output. The TP3076 provides 4 latches.

Features

- Complete CODEC and Filter system including:
 - Transmit and receive PCM channel filters
 - μ -law or A-law companding coder and decoder
 - Receive power amplifier drives 300 Ω
 - 4.096 MHz serial PCM data (max)
- Programmable functions:
 - Transmit gain: 25.4 dB range, 0.1 dB steps
 - Receive gain: 25.4 dB range, 0.1 dB steps
 - Time-slot assignment; to 64 slots/frame
 - 4 interface latches
 - A or μ -law
 - Analog loopback
 - Digital loopback
- Direct interface to solid-state SLICs
- Standard serial control interface
- 80 mW operating power (typ)
- 1.5 mW standby power (typ)
- Designed for CCITT and LSSGR specifications
- TTL and CMOS compatible digital interfaces


Note: See also AN-614 COMBO II application guide.

Block Diagram



TRI-STATE® and COMBO® are registered trademarks of National Semiconductor Corporation.
MICROWIRE/PLUS™ is a trademark of National Semiconductor Corporation.

Connection Diagram



Order Number TP3076N-G
See NS Package Number N20A

Pin Descriptions

Pin	Description
V _{CC}	+5V ±5% power supply.
V _{BB}	–5V ±5% power supply.
GND	Ground. All analog and digital signals are referenced to this pin.
FS _X	Transmit Frame Sync input. Normally a pulse or squarewave with an 8 kHz repetition rate is applied to this input to define the start of the transmit time slot assigned to this device (non-delayed data timing mode), or the start of the transmit frame (delayed data timing mode using the internal time-slot assignment counter).
FS _R	Receive Frame Sync input. Normally a pulse or squarewave with an 8 kHz repetition rate is applied to this input to define the start of the receive time slot assigned to this device (non-delayed data timing mode), or the start of the receive frame (delayed data timing mode using the internal time-slot assignment counter).
BCLK	Bit clock input used to shift PCM data into and out of the D _R and D _X pins. BCLK may vary from 64 kHz to 4.096 MHz in 8 kHz increments, and must be synchronous with MCLK.
MCLK	Master clock input used by the switched capacitor filters and the encoder and decoder sequencing logic. Must be 512 kHz, 1.536/1.544 MHz, 2.048 MHz or 4.096 MHz and synchronous with BCLK.
VFXI	The Transmit analog high-impedance input. Voice frequency signals present on this input are encoded as an A-law or μ-law PCM bit stream and shifted out on the selected D _X pin.
VFR0	The Receive analog power amplifier output, capable of driving load impedances as low as 300Ω (depending on the peak overload level required). PCM data received on the assigned D _R pin is decoded and appears at this output as voice frequency signals.
D _X 1	This transmit data TRI-STATE® output remains in the high impedance state except during the assigned transmit time slot on the assigned port, during which the transmit PCM data byte is shifted out on the rising edges of BCLK.
TS _X 1	Normally this open drain output is floating in a high impedance state except when a time-slot is active on the D _X output, when the TS _X 1 output pulls low to enable a backplane line-driver.
D _R 1	This receive data input is inactive except during the assigned receive time slot of the assigned port when the receive PCM data is shifted in on the falling edges of BCLK.
CCLK	Control Clock input. This clock shifts serial control information into CI or out from CO when the CS input is low, depending on the current instruction. CCLK may be asynchronous with the other system clocks.
CI	Control Data Input pin. Serial control information is shifted into COMBO II on this pin when CS is low. Byte 1 of control information is always written into COMBO II, while the direction of byte 2 data is determined by bit 2 of byte 1, as defined in <i>Table 1</i>
CO	Control Data Output pin. Serial control or status information is shifted out of COMBO II on this pin when CS is low.

Pin Descriptions (Continued)

Pin	Description
$\overline{\text{CS}}$	Chip Select input. When this pin is low, control information can be written to or read from COMBO II via CI or CO.
IL3–IL0	Each Interface Latch I/O pin may be individually programmed as an input or an output determined by the state of the corresponding bit in the Latch Direction Register (LDR). For pins configured as inputs, the logic state sensed on each input is latched into the Interface Latch Register (ILR) whenever control data is written to COMBO II, while $\overline{\text{CS}}$ is low, and the information is shifted out on the CO pin. When configured as outputs, control data written into the ILR appears at the corresponding IL pins.

Functional Description

POWER-ON INITIALIZATION

When power is first applied, power-on reset circuitry initializes the COMBO II and puts it into the power-down state. The gain control registers for the transmit and receive gain sections are programmed for no output, the power amp is disabled and the device is in the non-delayed timing mode. The Latch Direction Register (LDR) is pre-set with all IL pins programmed as inputs, placing the SLIC interface pins in a high impedance state. The CO pin is in TRI-STATE condition. Other initial states in the Control Register are indicated in Section 2.0.

The desired modes for all programmable functions may be initialized via the control port prior to a Power-up command.

POWER-DOWN STATE

Following a period of activity in the powered-up state the power-down state may be re-entered by writing any of the control instructions into the serial control port with the "P" bit set to "1" as indicated in *Table 1*. It is recommended that the chip be powered down before writing any additional instructions. In the power-down state, all non-essential circuitry is de-activated and the $\text{D}_{\text{x}1}$ output is in the high impedance TRI-STATE condition.

The data stored in the Gain Control registers, the LDR and ILR, and all control bits remain unchanged in the power-down state unless changed by writing new data via the serial control port, which remains active. The outputs of the Interface Latches also remain active, maintaining the ability to monitor and control the SLIC.

TRANSMIT FILTER AND ENCODER

The Transmit section input, $\text{VF}_{\text{x}1}$, is a high impedance input. No external components are necessary to set the gain. Following this is a programmable gain/attenuation amplifier

which is controlled by the contents of the Transmit Gain Register (see Programmable Functions section). An active pre-filter then precedes the 3rd order high-pass and 5th order low-pass switched capacitor filters. The A/D converter has a compressing characteristic according to the standard CCITT A or $\mu 255$ coding laws, which must be selected by a control instruction during initialization (see *Table 1* and *Table 2*). A precision on-chip voltage reference ensures accurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is canceled by an internal auto-zero circuit.

Each encode cycle begins immediately following the assigned Transmit time-slot. The total signal delay referenced to the start of the time-slot is approximately 165 μs (due to the Transmit Filter) plus 125 μs (due to encoding delay), which totals 290 μs . Data is shifted out on $\text{D}_{\text{x}1}$ during the selected time slot on eight rising edges of BCLK.

DECODER AND RECEIVER FILTER

PCM data is shifted into the Decoder's Receive PCM Register via the $\text{D}_{\text{R}1}$ pin during the selected time-slot on the 8 falling edges of BCLK. The Decoder consists of an expanding DAC with either A or $\mu 255$ law decoding characteristic, which is selected by the same control instruction used to select the Encode law during initialization. Following the Decoder is a 5th order low-pass switched capacitor filter with integral $\text{Sin } x/x$ correction for the 8 kHz sample and hold. A programmable gain amplifier, which must be set by writing to the Receive Gain Register, is included, and finally a Power Amplifier capable of driving a 300 Ω load to $\pm 3.5\text{V}$, a 600 Ω load to $\pm 3.8\text{V}$ or a 15 k Ω load to $\pm 4.0\text{V}$ at peak overload.

TABLE 1. Programmable Register Instructions

Function	Byte 1 (Notes 1, 2, 3)								Byte 2 (Note 1)							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Single Byte Power-Up/Down	P	X	X	X	X	X	0	X	None							
Write Control Register	P	0	0	0	0	0	1	X	See <i>Table 2</i>							
Read-Back Control Register	P	0	0	0	0	1	1	X	See <i>Table 2</i>							
Write to Interface Latch Register	P	0	0	0	1	0	1	X	See <i>Table 4</i>							
Read Interface Latch Register	P	0	0	0	1	1	1	X	See <i>Table 4</i>							
Write Latch Direction Register	P	0	0	1	0	0	1	X	See <i>Table 3</i>							
Read Latch Direction Register	P	0	0	1	0	1	1	X	See <i>Table 3</i>							
Write Receive Gain Register	P	0	1	0	0	0	1	X	See <i>Table 8</i>							
Read Receive Gain Register	P	0	1	0	0	1	1	X	See <i>Table 8</i>							

Functional Description (Continued)

TABLE 1. Programmable Register Instructions (Continued)

Function	Byte 1 (Notes 1, 2, 3)								Byte 2 (Note 1)							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Write Transmit Gain Register	P	0	1	0	1	0	1	X	See Table 7							
Read Transmit Gain Register	P	0	1	0	1	1	1	X	See Table 7							
Write Receive Time-Slot/Port	P	1	0	0	1	0	1	X	See Table 6							
Read-Back Receive Time-Slot/Port	P	1	0	0	1	1	1	X	See Table 6							
Write Transmit Time-Slot/Port	P	1	0	1	0	0	1	X	See Table 6							
Read-Back Transmit Time-Slot/Port	P	1	0	1	0	1	1	X	See Table 6							

Note 1: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI or CO pin. X = don't care.

Note 2: "P" is the power-up/down control bit, see Power-up/Down Control section. ("0" = Power Up, "1" = Power Down)

Note 3: Other register address codes are invalid and should not be used.

A decode cycle begins immediately after the assigned receive timeslot, and 10 μ s later the Decoder DAC output is updated. The total signal delay is 10 μ s plus 120 μ s (filter delay) plus 62.5 μ s ($\frac{1}{2}$ frame) which gives approximately 190 μ s.

PCM INTERFACE

The FS_X and FS_R frame sync inputs determine the beginning of the 8-bit transmit and receive time-slots respectively. They may have any duration from a single cycle of BCLK HIGH to one MCLK period LOW. Two different relationships may be established between the frame sync inputs and the actual time-slots on the PCM busses by setting bit 3 in the Control Register (see Table 2). Non-delayed data mode is similar to long-frame timing on the TP3050/60 series of devices (COMBO); time-slots begin nominally coincident with the rising edge of the appropriate FS input. The alternative is to use Delayed Data mode, which is similar to shortframe sync timing on COMBO, in which each FS input must be high at least a half-cycle of BCLK earlier than the timeslot. The Time-Slot Assignment circuit on the device can only be used with Delayed Data timing.

When using Time-Slot Assignment, the beginning of the first time-slot in a frame is identified by the appropriate FS input. The actual transmit and receive time-slots are then determined by the internal Time-Slot Assignment counters.

Transmit and Receive frames and time-slots may be skewed from each other by any number of BCLK cycles. During each assigned Transmit time-slot, the D_X1 output shifts data out from the PCM register on the rising edges of BCLK. $\overline{\text{TS}}_{X1}$ also pulls low for the first $7\frac{1}{2}$ bit times of the time-slot to control the TRI-STATE Enable of a backplane line-driver. Serial PCM data is shifted into the D_R1 input during each assigned Receive time-slot on the falling edges of BCLK.

SERIAL CONTROL PORT

Control information and data are written into or read-back from COMBO II via the serial control port consisting of the control clock CCLK, the serial data input, CI, and output, CO, and the Chip Select input, $\overline{\text{CS}}$. All control instructions require 2 bytes, as listed Table 1, with the exception of a single byte power-up/down command. The Byte 1 bits are used as follows: bit 7 specifies power up or power down; bits 6, 5, 4 and 3 specify the register address, bit 2 specifies whether the instruction is read or write; bit 1 specifies a one or two byte instruction; and bit 0 is not used.

To shift control data into COMBO II, CCLK must be pulsed high 8 times while $\overline{\text{CS}}$ is low. Data on the CI input is shifted

into the serial input register on the falling edge of each CCLK pulse. After all data is shifted in, the contents of the input shift register are decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide $\overline{\text{CS}}$ pulse or may follow the first contiguously, i.e. it is not mandatory for $\overline{\text{CS}}$ to return high between the first and second control bytes. At the end of CCLK8 in the 2nd control byte the data is loaded into the appropriate programmable register. $\overline{\text{CS}}$ may remain low continuously when programming successive registers, if desired. However, $\overline{\text{CS}}$ must be set high when no data transfers are in progress.

To readback Interface Latch data or status information from COMBO II, the first byte of the appropriate instruction is strobed while $\overline{\text{CS}}$ is low, as defined in Table 1. $\overline{\text{CS}}$ must be kept low, or be taken low again for a further 8 CCLK cycles, during which the data is shifted onto the CO pin on the rising edges of CCLK. When $\overline{\text{CS}}$ is high the CO pin is in the high-impedance TRI-STATE, enabling the CI and CO pins of many devices to be multiplexed together.

If $\overline{\text{CS}}$ returns high during either byte 1 or byte 2 before all eight CCLK pulses of that byte occur, both the bit count and byte count are reset and register contents are not affected. This prevents loss of synchronization in the control interface as well as corruption of register data due to processor interrupt or other problem. When $\overline{\text{CS}}$ returns low again, the device will be ready to accept bit 1 of byte 1 of a new instruction.

Programmable Functions

POWER-UP/DOWN CONTROL

Following power-on initialization, power-up and power-down control may be accomplished by writing any of the control instructions listed in Table 1 into COMBO II with the "P" bit set to "0" for power-up or "1" for power-down. Normally it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or the separate single-byte instruction. Any of the programmable registers may also be modified while the device is powered-up or down by setting the "P" bit as indicated. When the power-up or down control is entered as a single byte instruction, bit one (1) must be reset to a 0.

When a power-up command is given, all de-activated circuits are activated, but the TRI-STATE PCM output(s), D_X1 will remain in the high impedance state until the second FS_X pulse after power-up.

Programmable Functions (Continued)

CONTROL REGISTER INSTRUCTION

The first byte of a READ or WRITE instruction to the Control Register is as shown in *Table 1*. The second byte has the following bit functions:

TABLE 2. Control Register Byte 2 Functions

Bit Number and Name								Function
7	6	5	4	3	2	1	0	
F ₁	F ₀	MA	IA	DN	DL	AL	PP	
0	0							MCLK = 512 kHz
0	1							MCLK = 1.536 MHz or 1.544 MHz
1	0							MCLK = 2.048 MHz (Note 4)
1	1							MCLK = 4.096 MHz
		0	X					Select μ 255 Law (Note 4)
		1	0					A-Law, Including Even Bit Inversion
		1	1					A-Law, No Even Bit Inversion
				0				Delay Data Timing
				1				Non-Delayed Data Timing (Note 4)
					0	0		Normal Operation (Note 4)
					1	X		Digital Loopback
					0	1		Analog Loopback
							0	Power Amp Enabled in PDN
							1	Power Amp Disabled in PDN (Note 4)

Note 4: state at power-on initialization.

Master Clock Frequency Selection

A Master clock must be provided to COMBO II for operation of the filter and coding/decoding functions. The MCLK frequency must be either 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 4.096 MHz and must be synchronous with BCLK. Bits F₁ and F₀ (see *Table 2*) must be set during initialization to select the correct internal divider.

Coding Law Selection

Bits "MA" and "IA" in *Table 2* permit the selection of μ 255 coding or A-law coding, with or without even bit inversion.

Analog Loopback

Analog Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in *Table 2*. In the analog loopback mode, the Transmit input VF_{XI} is isolated

from the input pin and internally connected to the VF_{RO} output, forming a loop from the Receive PCM Register back to the Transmit PCM Register. The VF_{RO} pin remains active, and the programmed settings of the Transmit and Receive gains remain unchanged, thus care must be taken to ensure that overload levels are not exceeded anywhere in the loop.

Digital Loopback

Digital Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in *Table 2*. This mode provides another stage of path verification by enabling data written into the Receive PCM Register to be read back from that register in any Transmit time-slot at D_{X1}. PCM decoding continues and analog output appears at VF_{RO}. The output can be disabled by programming 'No Output' in the Receive Gain Register (see *Table 8*).

INTERFACE LATCH DIRECTIONS

Immediately following power-on, all Interface Latches assume they are inputs, and therefore all IL pins are in a high impedance state. Each IL pin may be individually programmed as a logic input or output by writing the appropriate instruction to the LDR, see *Table 1* and *Table 3*. For minimum power dissipation, unconnected latch pins should be programmed as outputs. For the TP3076, bits 2 and 3 should always be programmed as "1" (outputs).

Bits L₃–L₀ must be set by writing the specific instruction to the LDR with the L bits in the second byte set as follows:

TABLE 3. Byte 2 Functions of Latch Direction Register

Byte 2 Bit Number							
7	6	5	4	3	2	1	0
L ₀	L ₁	L ₂	L ₃	1	1	X	X
L _n Bit				IL Direction			
0				Input			
1				Output			

X = Don't Care

INTERFACE LATCH STATES

Interface Latches configured as outputs assume the state determined by the appropriate data bit in the 2-byte instruction written to the Interface Latch Register (ILR) as shown in *Table 1* and *Table 4*. Latches configured as inputs will sense the state applied by an external source, such as the Off-Hook detect output of a SLIC. All bits of the ILR, i.e. sensed inputs and the programmed state of outputs, can be read back in the 2nd byte of a READ from the ILR.

It is recommended that during initialization, the state of IL pins to be configured as outputs should be programmed first followed immediately by the Latch Direction Register.

TABLE 4. Interface Latch Data Bit Order

Bit Number							
7	6	5	4	3	2	1	0
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	X	X

Programmable Functions (Continued)

TABLE 5. Coding Law Conventions

	μ 255 Law		True A-Law with Even Bit Inversion		A-Law without Even Bit Inversion	
	MSB	LSB	MSB	LSB	MSB	LSB
$V_{IN} = +\text{Full Scale}$	1	0 0 0 0 0 0 0	1	0 1 0 1 0 1 0	1	1 1 1 1 1 1 1
$V_{IN} = 0V$	1	1 1 1 1 1 1 1	1	1 0 1 0 1 0 1	1	0 0 0 0 0 0 0
	1	1 1 1 1 1 1 1	0	1 0 1 0 1 0 1	0	0 0 0 0 0 0 0
$V_{IN} = -\text{Full Scale}$	0	0 0 0 0 0 0 0	0	0 1 0 1 0 1 0	0	1 1 1 1 1 1 1

Note 5: The MSB is always the first PCM bit shifted in or out of COMBO II.

TABLE 6. Time-Slot and Port Assignment Instruction

Bit Number and Name								Function
7 EN	6 PS (Note 6)	5 T ₅ (Note 7)	4 T ₄	3 T ₃	2 T ₂	1 T ₁	0 T ₀	
0	1	X	X	X	X	X	X	Disable D _X 1 Output (Transmit Instruction) Disable D _R 1 Input (Receive Instruction)
1	1	Assign One Binary Coded Time-Slot from 0–63 Assign One Binary Coded Time-Slot from 0–63						Enable D _X 1 Output (Transmit Instruction) Enable D _R 1 Input (Transmit Instruction)

Note 6: The “PS” bit MUST be set to “1” for both transmit and receive for the TP3076.

Note 7: T₅ is the MSB of the time-slot assignment bit field. Time-slot bits should be set to “000000” for both transmit and receive when operating in non-delayed data timing mode.

TIME-SLOT ASSIGNMENT

COMBO II can operate in either fixed time-slot or time-slot assignment mode for selecting the Transmit and Receive PCM time-slots. Following power-on, the device is automatically in Non-Delayed Timing mode, in which the time-slot always begins with the leading (rising) edge of frame sync inputs FS_X and FS_R. Time-Slot Assignment may only be used with Delay Data timing; see *Figure 3*. FS_X and FS_R may have any phase relationship with each other in BCLK period increments.

Alternatively, the internal time-slot assignment counters and comparators can be used to access any time-slot in a frame, using the frame sync inputs as marker pulses for the beginning of transmit and receive time-slot 0. In this mode, a frame may consist of up to 64 time-slots of 8 bits each. A time-slot is assigned by a 2-byte instruction as shown in *Table 1* and *Table 6*. The last 6 bits of the second byte indicate the selected time-slot from 0–63 using straight binary notation. When writing a time-slot and port assignment register, if the PCM interface is currently active, it is immediately deactivated to prevent possible bus clashes. A new assignment becomes active on the second frame following the end of the Chip-Select for the second control byte. Rewriting of the register contents should not be performed during the talking period of a connection to prevent waveform distortion caused by loss of a sample which will occur with each register write. The “EN” bit allows the PCM input, D_R1, or output, D_X1, as appropriate, to be enabled or disabled.

Time-Slot Assignment mode requires that the FS_X and FS_R pulses conform to the delayed data timing format shown in *Figure 3*.

PORT SELECTION

On the TP3076, the “PS” bit MUST always be set to 1.

Table 6 shows the format for the second byte of both transmit and receive time-slot and port assignment instructions.

TRANSMIT GAIN INSTRUCTION BYTE 2

The transmit gain can be programmed in 0.1 dB steps by writing to the Transmit Gain Register as defined in *Table 1* and *Table 7*. This corresponds to a range of 0 dBm0 levels at VF_{XI} between 1.375 Vrms and 0.074 Vrms (equivalent to +5.0 dBm to –20.4 dBm in 600Ω).

To calculate the binary code for byte 2 of this instruction for any desired input 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.07299)$$

and convert to the binary equivalent. Some examples are given in *Table 7*. A complete tabulation is given in Appendix I of AN-614.

It should be noted that the Transmit (idle channel) Noise and Transmit Signal to Total Distortion are both specified with transmit gain set to 0 dB (gain register set to all ones). At high transmit gains there will be some degradation in noise performance for these parameters. See Application Note AN-614 for more information on this subject.

TABLE 7. Byte 2 of Transmit Gain Instruction

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at VF _{XI}
0 0 0 0 0 0 0	No Output (Note 8)
0 0 0 0 0 0 1	0.074
0 0 0 0 0 1 0	0.075
—	—
1 1 1 1 1 1 0	1.359

Programmable Functions (Continued)

TABLE 7. Byte 2 of Transmit Gain Instruction (Continued)

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at $V_{F_{X1}}$
1 1 1 1 1 1 1 1	1.375

Note 8: Analog signal path is cut off, but D_X remains active and will output codes representing idle noise.

RECEIVE GAIN INSTRUCTION BYTE 2

The receive gain can be programmed in 0.1 dB steps by writing to the Receive Gain Register as defined in *Table 1* and *Table 8*. Note the following restrictions on output drive capability:

1. 0 dBm0 levels ≤ 1.96 Vrms at $V_{F_{RO}}$ may be driven into a load of ≥ 15 k Ω to GND; Receive Gain set to 0 dB (gain register set to all ones).
2. 0 dBm0 levels ≤ 1.85 Vrms at $V_{F_{RO}}$ may be driven into a load of $\geq 600\Omega$ to GND; Receive Gain set to 0.5 dB.
3. 0 dBm0 levels ≤ 1.71 Vrms at $V_{F_{RO}}$ may be driven into a load of $\geq 300\Omega$ to GND. Receive Gain set to -1.2 dB.

To calculate the binary code for byte 2 of this instruction for any desired output 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.1043)$$

and convert to the binary equivalent. Some examples are given in *Table 8*. A complete tabulation is given in Appendix I or AN-614.

TABLE 8. Byte 2 of Receive Gain Instruction

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at $V_{F_{RO}}$
0 0 0 0 0 0 0 0	No Output (Low Z to GND)
0 0 0 0 0 0 0 1	0.105

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at $V_{F_{RO}}$
0 0 0 0 0 0 1 0	0.107
—	—
1 1 1 1 1 1 1 0	1.941
1 1 1 1 1 1 1 1	1.964

Applications Information

Figure 1 shows a typical ISDN phone application of the TP3076 together with a TP3420 ISDN Transceiver "S" Interface Device and HPC16400 High-Performance Microcontroller with HDLC Controller. The TP3076 device is programmed over its serial control interface via the HPC16400 MICROWIRE/PLUS™ serial I/O port.

POWER SUPPLIES

While the pins of the TP3076 COMBO II device are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, an extra long ground pin on the connector should be used and a Schottky diode connected between V_{BB} and GND.

To minimize noise sources all ground connections to each device should meet at a common point as close as possible to the GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. Power supply decoupling capacitors of 0.1 μ F should be connected from this common point to V_{CC} and V_{BB} as close to the device pins as possible.

Further guidelines on PCB layout techniques are provided in Application Note AN-614, "COMBO II™ Programmable PCM CODEC/Filter Family Application Guide".

Absolute Maximum Ratings (Note 12)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} to GND	7V
Voltage at VF_{XI}	$V_{CC} + 0.5V$ to $V_{BB} - 0.5V$
Voltage at Any Digital Input	$V_{CC} + 0.5V$ to GND $-0.5V$

Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
V_{BB} to GND	$-7V$
Current at VF_{R0}	$\pm 100\text{ mA}$
Current at Any Digital Output	$\pm 50\text{ mA}$
Lead Temperature (Soldering, 10 sec.)	300°C

Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIGITAL INTERFACES						
V_{IL}	Input Low Voltage	All Digital Inputs (DC Meas.)			0.7	V
V_{IH}	Input High Voltage	All Digital Inputs (DC Meas.) (Note 13)	2.0			V
V_{OL}	Output Low Voltage	D_{X1} , \overline{TS}_{X1} , and CO, $I_L = 3.2\text{ mA}$, All Other Digital Outputs, $I_L = 1\text{ mA}$			0.4	V
V_{OH}	Output High Voltage	D_{X1} and CO, $I_L = -3.2\text{ mA}$, All Other Digital Outputs (except \overline{TS}_{X1}), $I_L = -1\text{ mA}$ All Digital Outputs, $I_L = -100\text{ }\mu\text{A}$	2.4 $V_{CC} - 0.5$			V V
I_{IL}	Input Low Current	Any Digital Input, $GND < V_{IN} < V_{IL}$	-10		10	μA
I_{IH}	Input High Current	Any Digital Input, except MR, $V_{IH} < V_{IN} < V_{CC}$ MR Only	-10 -10		10 100	μA
I_{OZ}	Output Current in High Impedance State (TRI-STATE)	D_{X1} , \overline{TS}_{X1} and CO IL3–IL0 when Selected as Inputs $GND < V_{OUT} < V_{CC}$	-10		10	μA
ANALOG INTERFACES						
I_{VFXI}	Input Current, VF_{XI}	$-3.3V < VF_{XI} < 3.3V$	-1.0		1.0	μA
R_{VFXI}	Input Resistance	$-3.3V < VF_{XI} < 3.3V$	1.0			M Ω
VOS_X	Input Offset Voltage Applied at VF_{XI}	Transmit Gain = 0 dB Transmit Gain = 25.40 dB			200 10	mV mV
RL_{VFRO}	Load Resistance	Receive Gain = 0 dB Receive Gain = -0.5 dB Receive Gain = -1.2 dB	15k 600 300			Ω
CL_{VFRO}	Load Capacitance	$RL_{VFRO} \geq 300\Omega$ CL_{VFRO} from VF_{RO} to GND			200	pF
RO_{VFRO}	Output Resistance	Steady Zero PCM Code Applied to D_{R1}		1.0	3.0	Ω
VOS_R	Output Offset Voltage at V_{FRO}	Alternating \pm Zero PCM Code Applied D_{R1} , Maximum Receive Gain	-200		200	mV
POWER DISSIPATION						
I_{CC0}	Power Down Current	CCLK, CI, CO = 0.4V, $\overline{CS} = 2.4V$ Interface Latches Set as Outputs with No Load, All Other Inputs Active, Power Amp Disabled		0.1	0.6	mA
I_{BB0}	Power Down Current	As Above		-0.1	-0.3	mA
I_{CC1}	Power Up Current	CCLK, CI, CO = 0.4V, $\overline{CS} = 2.4V$ No Load on Power Amp Interface Latches Set as Outputs with No Load		8.0	11.0	mA
I_{BB1}	Power Up Current	As Above		-8.0	-11.0	mA
I_{CC2}	Power Down Current	As Above, Power Amp Enabled		2.0	3.0	mA
I_{BB2}	Power Down Current	As Above, Power Amp Enabled		-2.0	-3.0	mA

Electrical Characteristics (Continued)

Note 12: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 13: See definitions and timing conventions section.

Timing Specifications

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ C$. All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$. See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
MASTER CLOCK TIMING						
f_{MCLK}	Frequency of MCLK	Selection of Frequency is Programmable (See Table 5)		512 1536 1544 2048 4096		kHz kHz kHz kHz kHz
t_{WMH}	Period of MCLK High	Measured from V_{IH} to V_{IH} (Note 14)	80			ns
t_{WML}	Period of MCLK Low	Measured from V_{IL} to V_{IL} (Note 14)	80			ns
t_{RM}	Rise Time of MCLK	Measured from V_{IL} to V_{IH}			30	ns
t_{FM}	Fall Time of MCLK	Measured from V_{IH} to V_{IL}			30	ns
t_{HBM}	HOLD Time, BCLK LOW to MCLK HIGH		50			ns
t_{WFL}	Period of FS_X or FS_R Low	Measured from V_{IL} to V_{IL}	1			MCLK Period
PCM INTERFACE TIMING						
f_{BCLK}	Frequency of BCLK	May Vary from 64 kHz to 4096 kHz in 8 kHz Increments	64		4096	kHz
t_{WBH}	Period of BCLK High	Measured from V_{IH} to V_{IH}	80			ns
t_{WBL}	Period of BCLK Low	Measured from V_{IL} to V_{IL}	80			ns
t_{RB}	Rise Time of BCLK	Measured from V_{IL} to V_{IH}			30	ns
t_{FB}	Fall Time of BCLK	Measured from V_{IH} to V_{IL}			30	ns
t_{HBF}	Hold Time, BCLK Low to $FS_{X/R}$ High or Low		30			ns
t_{SFB}	Setup Time, $FS_{X/R}$ High to BCLK Low		30			ns
t_{DBD}	Delay Time, BCLK High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads			80	ns
t_{DBZ}	Delay Time, BCLK Low to D_X1 Disabled if FS_X Low, FS_X Low to D_X1 disabled if 8th BCLK Low, or BCLK High to D_X1 Disabled if FS_X High	D_X1 disabled is measured at V_{OL} or V_{OH} according to Figure 4	15		80	ns
t_{DBT}	Delay Time, BCLK High to \overline{TS}_X Low if FS_X High, or FS_X High to \overline{TS}_X Low if BCLK High (Nondelayed mode); BCLK High to \overline{TS}_X Low (delayed data mode)	Load = 100 pF Plus 2 LSTTL Loads			60	ns
t_{ZBT}	TRI-STATE Time, BCLK Low to \overline{TS}_X High if FS_X Low, FS_X Low to \overline{TS}_X High if 8th BCLK Low, or BCLK High to \overline{TS}_X High if FS_X High		15		60	ns

Timing Specifications (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$. All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$. See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
PCM INTERFACE TIMING						
t_{DFD}	Delay Time, $FS_{X/R}$ High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads, Applies if $FS_{X/R}$ Rises Later Than BCLK Rising Edge in Non-Delayed Data Mode Only			80	ns
t_{SDB}	Setup Time, D_R1 Valid to BCLK Low		30			ns
t_{HBD}	Hold Time, BCLK Low to D_R1 Invalid		15			ns
SERIAL CONTROL PORT TIMING						
f_{CCLK}	Frequency of CCLK				2048	kHz
t_{WCH}	Period of CCLK High	Measured from V_{IH} to V_{IH}	160			ns
t_{WCL}	Period of CCLK Low	Measured from V_{IL} to V_{IH}	160			ns
t_{RC}	Rise Time of CCLK	Measured from V_{IL} to V_{IH}			50	ns
t_{FC}	Fall Time of CCLK	Measured of V_{IH} to V_{IL}			50	ns
t_{HCS}	Hold Time, CCLK Low to \overline{CS} Low	CCLK1	10			ns
t_{HSC}	Hold Time, CCLK Low to \overline{CS} High	CCLK8	100			ns
t_{SSC}	Setup Time, \overline{CS} Transition to CCLK Low		60			ns
t_{SSCO}	Setup Time, \overline{CS} Transition to CCLK High	To Insure CO is Not Enabled for Single Byte	60			ns
t_{SDC}	Setup Time, CI Data In to CCLK Low		50			ns
t_{HCD}	Hold Time, CCLK Low to CO Invalid		50			ns
t_{DCD}	Delay Time, CCLK High to CO Data Out Valid	Load = 100 pF Plus 2 LSTTL Loads			80	ns
t_{DSD}	Delay Time, \overline{CS} Low to CO Valid	Applies Only if Separate \overline{CS} Used for Byte 2			80	ns
t_{DDZ}	Delay Time, \overline{CS} or 9th CCLK High to CO High Impedance	Applies to Earlier of \overline{CS} High or 9th CCLK High	15		80	ns
INTERFACE LATCH TIMING						
t_{SLC}	Setup Time, IL to CCLK 8 of Byte 1	Interface Latch Inputs Only	100			ns
t_{HCL}	Hold Time, IL Valid from 8th CCLK Low (Byte 1)		50			ns
t_{DCL}	Delay Time CCLK8 of Byte 2 to IL	Interface Latch Outputs Only $C_L = 50$ pF			200	ns

Note 14: Applies only to MCLK Frequencies ≥ 1.536 MHz. At 512 kHz a 50:50 $\pm 2\%$ Duty Cycle must be used.

Timing Diagrams




FIGURE 2. Non-Delayed Data Timing Mode




FIGURE 3. Delayed Data Timing Mode

Timing Diagrams (Continued)




FIGURE 4. Control Port Timing

Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. $f = 1015.625$ Hz, $V_{F_{X1}} = 0$ dBm0, $D_{R1} = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB Gain). All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
AMPLITUDE RESPONSE						
	Absolute Levels	The Maximum 0 dBm0 Levels Are:				
		$V_{F_{X1}}$		1.375		Vrms
		$V_{F_{R1}}$ (15 k Ω Load)		1.964		Vrms
		The Minimum 0 dBm0 Levels are:				
		$V_{F_{X1}}$		73.8		mVrms
		$V_{F_{R1}}$ (Any Load $\geq 300\Omega$)		105.0		mVrms
G_{XA}	Transmit Gain Absolute Accuracy	Transmit Gain Programmed for Maximum 0 dBm0 Test Level. Measure Deviation of Digital Code from Ideal 0 dBm0 PCM Code at D_{X1} . $T_A = 25^\circ C$	-0.15		0.15	dB
G_{XAG}	Transmit Gain Variation with Programmed Gain	$T_A = 25^\circ C$, $V_{CC} = 5V$, $V_{BB} = 5V$ Programmed Gain from 0 dB to 19 dB (0 dBm0 Levels of 1.619 Vrms to 0.182 Vrms)	-0.1		0.1	dB
		Programmed Gain from 19.1 dB to 25.4 dB (0 dBm0 Levels of 0.180 Vrms to 0.087 Vrms)	-0.3		0.3	dB
		Note: ± 0.1 dB Min/Max is Available as a Selected Part				
G_{XAF}	Transmit Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 18) Minimum Gain $< G_X <$ Maximum Gain $f = 60$ Hz			-26	dB
		$f = 200$ Hz	-1.8		-0.1	dB
		$f = 300$ Hz to 3000 Hz	-0.15		0.15	dB
		$f = 3400$ Hz	-0.7		0.0	dB
		$f = 400$ Hz			-14	dB
		$f \geq 4600$ Hz. Measure Response at Alias Frequency from 0 kHz to 4 kHz			-32	dB
		$G_X = 0.0$ dB, $V_{F_{X1}} = 1.375$ Vrms Relative to 1015.625 Hz $f = 62.5$ Hz			-24.9	dB
		$f = 203.125$ Hz	-1.7		-0.1	dB
		$f = 343.75$ Hz	-0.15		0.15	dB
		$f = 515.625$ Hz	-0.15		0.15	dB
		$f = 2140.625$ Hz	-0.15		0.15	dB
		$f = 3156.25$ Hz	-0.15		0.15	dB
		$f = 3406.250$ Hz	-0.74		0.0	dB
		$f = 3984.375$ Hz			-13.5	dB
		Relative to 1062.5 Hz (Note 18) $f = 5250$ Hz, Measure 2750 Hz			-32	dB
		$f = 11750$ Hz, Measure 3750 Hz			-32	dB
		$f = 49750$ Hz, Measure 1750 Hz			-32	dB
G_{XAT}	Transmit Gain Variation with Temperature	Measured Relative to G_{XA} , $V_{CC} = 5V$, $V_{BB} = -5V$, Minimum gain $< G_X <$ Maximum Gain	-0.1		0.1	dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. $f = 1015.625\text{ Hz}$, $VF_{X1} = 0\text{ dBm0}$, $D_{R1} = 0\text{ dBm0}$ PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB Gain). All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
AMPLITUDE RESPONSE						
G_{XAL}	Transmit Gain Variation with Signal Level	Sinusoidal Test Method. Reference Level = 0 dBm0 $VF_{X1} = -40\text{ dBm0 to }+3\text{ dBm0}$ $VF_{X1} = -50\text{ dBm0 to }-40\text{ dBm0}$ $VF_{X1} = -55\text{ dBm0 to }-50\text{ dBm0}$	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB
G_{RA}	Receive Gain Absolute Accuracy	Receive Gain Programmed for Maximum 0 dBm0 Test Level. Apply 0 dBm0 PCM Code to D_{R1} . Measure VF_{R0} . $T_A = 25^\circ\text{C}$	-0.15		0.15	dB
G_{RAG}	Receive Gain Variation with Programmed Gain	$T_A = 25^\circ\text{C}$, $V_{CC} = 5V$, $V_{BB} = -5V$ Programmed Gain from 0 dB to 19 dB (0 dBm0 Levels of 1.964 Vrms to 0.220 Vrms) Programmed Gain from 19.1 dB to 25.4 dB (0 dBm0 Levels of 0.218 Vrms to 0.105 Vrms) Note: $\pm 0.1\text{ dB}$ Min/Max is Available as a Selected Part	-0.1 -0.3		0.1 0.3	dB
G_{RAT}	Receive Gain Variation with Temperature	Measured Relative to G_{RA} . $V_{CC} = 5V$, $V_{BB} = -5V$. Minimum Gain < G_R < Maximum Gain	-0.1		0.1	dB
G_{RAF}	Receive Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 18) $D_{R1} = 0\text{ dBm0}$ Code. Minimum Gain < G_R < Maximum Gain $f = 200\text{ Hz}$ $f = 300\text{ Hz to }3000\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$ $G_R = 0\text{ dB}$, $D_{R1} = 0\text{ dBm0}$ Code, $G_X = 0\text{ dB}$ (Note 18) $f = 296.875\text{ Hz}$ $f = 1875.00\text{ Hz}$ $f = 2906.25\text{ Hz}$ $f = 2984.375\text{ Hz}$ $f = 3406.250\text{ Hz}$ $f = 3984.375\text{ Hz}$	-0.25 -0.15 -0.7 -0.15 -0.15 -0.15 -0.15 -0.74		0.15 0.15 0.0 -14 0.15 0.15 0.15 0.15 0.0 -13.5	dB
G_{RAL}	Receive Gain Variation with Signal Level	Sinusoidal Test Method. Reference Level = 0 dBm0. $D_{R1} = -40\text{ dBm0 to }+3\text{ dBm0}$ $D_{R1} = -50\text{ dBm0 to }-40\text{ dBm0}$ $D_{R1} = -55\text{ dBm0 to }-50\text{ dBm0}$ $DR_1 = 3.1\text{ dBm0 }-0.5$ $R_L = 600\Omega$, $G_R = -0.5\text{ dB}$ $R_L = 300\Omega$, $G_R = 1.2\text{ dB}$	-0.2 -0.4 -1.2 -0.2 -0.2		0.2 0.4 1.2 0.2 0.2	dB
ENVELOPE DELAY DISTORTION WITH FREQUENCY						
D_{XA}	Tx Delay, Absolute	$f = 1600\text{ Hz}$			315	μs

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$ by correlation with 100% electrical testing at $T_A = 25^\circ C$. $f = 1015.625$ Hz, $VF_{XI} = 0$ dBm0, $D_{R1} = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB Gain). All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
ENVELOPE DELAY DISTORTION WITH FREQUENCY						
D _{XR}	Tx Delay, Relative to DXA	f = 500 Hz–600 Hz			220	μs
		f = 600 Hz–800 Hz			145	μs
		f = 800 Hz–1000 Hz			75	μs
		f = 1000 Hz–1600 Hz			40	μs
		f = 1600 Hz–2600 Hz			75	μs
		f = 2600 Hz–2800 Hz			105	μs
		f = 2800 Hz–3000 Hz			155	μs
D _{RA}	Rx Delay, Absolute	f = 1600 Hz			200	μs
D _{RR}	Rx Delay, Relative to DRA	f = 500 Hz–1000 Hz	–40			μs
		f = 1000 Hz–1600 Hz	–30			μs
		f = 1600 Hz–2600 Hz			90	μs
		f = 2600 Hz–2800 Hz			125	μs
		f = 2800 Hz–3000 Hz			175	μs
NOISE						
N _{XC}	Transmit Noise, C Message Weighted, μ-Law Selected	(Note 15) 11111111 in Gain Register		12	15	dBrnC0
N _{XP}	Transmit Noise, P Message Weighted, A-Law Selected	(Note 15) 11111111 in Gain Register		–74	–67	dBm0p
N _{RC}	Receive Noise, C Message Weighted, μ-Law Selected	PCM Code is Alternating Positive		8	11	dBrnC0
N _{RP}	Receive Noise, P Message Weighted, A-Law Selected	PCM Code Equals Positive Zero		–82	–79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _{XI} = 0 Vrms			–53	dBm0
PPSR _X	Positive Power Supply Rejection, Transmit	V _{CC} = 5.0 V _{DC} + 100 mVrms				
		f = 0 kHz–4 kHz (Note 16)	36			dB
		f = 4 kHz–50 kHz	30			dB
NPSR _X	Negative Power Supply Rejection, Transmit	V _{BB} = –5.0 V _{DC} +100 mVrms				
		f = 0 kHz–4 kHz (Note 16)	36			dB
		f = 4 kHz–50 kHz	30			dB
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero				
		V _{CC} = 5.0 V _{DC} + 100 mVrms				
		Measure VF _{RO}				
		f = 0 Hz–4000 Hz	36			dB
		f = 4 kHz–25 kHz	40			dB
		f = 25 kHz–50 kHz	36			dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero				
		V _{BB} = –5.0 V _{DC} + 100 mVrms				
		Measure VF _{RO}				
		f = 0 Hz–4000 Hz	36			dB
		f = 4 kHz–25 kHz	40			dB
		f = 25 kHz–50 kHz	36			dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. $f = 1015.625\text{ Hz}$, $V_{FXI} = 0\text{ dBm0}$, $D_{R1} = 0\text{ dBm0}$ PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB Gain). All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
NOISE						
SOS	Spurious Out-of-Band Signals Applied at the Channel Output	0 dBm0 300 Hz to 3400 Hz Input PCM Code at D_{R1} 4600 Hz–7600 Hz 7600 Hz–8400 Hz 8400 Hz–50,000 Hz			-30 -40 -30	dB dB dB
DISTORTION						
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel, μ -Law Selected	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 = -45 dBm0	33 36 30 25			dBc dBc dBc dBc
STD _{RL}	Single to Total Distortion Receive with Resistive Load	Sinusoidal Test Method Level = +3.1 dBm0 $R_L = 600\Omega$, $G_R = -0.5\text{ dB}$ $R_L = 300\Omega$, $G_R = -1.2\text{ dB}$	33 33			dBc dBc
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFD _R	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Transmit or Receive Two Frequencies in the Range 300 Hz–3400 Hz			-41	dB
CROSSTALK						
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	$f = 300\text{ Hz} - 3400\text{ Hz}$ $D_R = \text{Idle Code}$		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	$f = 300\text{ Hz} - 3400\text{ Hz}$ (Note 16)		-90	-70	dB

Note 15: Measured by grounded input at V_{FXI} .


Note 16: PPSR_X, NPSR_X, and CT_{R-X} are measured with a -50 dBm0 activation signal applied to V_{FXI} .

Note 17: A signal is Valid if it is above V_{IH} or below V_{IL} and Invalid if it is between V_{IL} and V_{IH} . For the purposes of this specification the following conditions apply:

- All input signals are defined as: $V_{IL} = 0.4V$, $V_{IH} = 2.7V$, $t_R < 10\text{ ns}$, $t_F < 10\text{ ns}$.
- t_R is measured from V_{IL} to V_{IH} . t_F is measured from V_{IH} to V_{IL} .
- Delay Times are measured from the input signal Valid to the output signal Valid.
- Setup Times are measured from the data input Valid to the clock input Invalid.
- Hold Times are measured from the clock signal Valid to the data input Invalid.
- Pulse widths are measured from V_{IL} to V_{IL} or from V_{IH} to V_{IH} .

Note 18: A multi-tone test technique is used.

Physical Dimensions inches (millimeters) unless otherwise noted



N20A (REV G)

Molded Dual-In-Line Package (N)
Order Number TP3076N-G
NS Package Number N20A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
 Email: new.feedback@nsc.com
 Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
 Fax: +49 (0) 180-530 85 86
 Email: europe.support@nsc.com
 Deutsch Tel: +49 (0) 69 9508 6208
 English Tel: +44 (0) 870 24 0 2171
 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
 Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
 Fax: 81-3-5639-7507
 Email: jpn.feedback@nsc.com
 Tel: 81-3-5639-7560