

# MM58342 High Voltage Display Driver

## General Description

The MM58342 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 28-pin molded dual-in-line packages or as dice. The MM58342 is particularly suited for driving high voltage (35V max) vacuum fluorescent (VF) displays (e.g., a 20-digit alphanumeric or dot matrix display).

## Applications


- COPS™ or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter

- Word processor text displays
- Automotive dashboards

## Features

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

## Block Diagram



00792501

FIGURE 1.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Input Pin	$V_{DD} + 0.3V$ to $V_{SS} - 0.3V$
Voltage at Any Display Pin	$V_{DD}$ to $V_{DD} - 36.5V$
$V_{DD} +  V_{DIS} $	36.5V
Storage Temperature	-65°C to +150°C
Power Dissipation at 25°C	
Molded DIP Package, Board Mount	2.03W (Note 2)

Molded DIP Package, Socket Mount	1.83W (Note 3)
Junction Temperature	130°C
Lead Temperature (Soldering, 10 sec.)	260°C

**Operating Conditions**

	Min	Max	Units
Supply Voltage ( $V_{DD}$ )			
$V_{SS} = 0V$	4.5	5.5	V
Display Voltage ( $V_{DIS}$ )	-30	-10	V
Temperature Range	-40	+85	°C

**Electrical Characteristics**

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5V \pm 0.5V$ ,  $V_{SS} = 0V$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{DD}$	Power Supply Currents	$V_{IN} = V_{SS}$ or $V_{DD}$ , $V_{SS} = 0V$ , $V_{DIS}$ Disconnected			150	$\mu\text{A}$
$I_{DIS}$		$V_{DD} = 5.5V$ , $V_{SS} = 0V$ , $V_{DIS} = -30V$ All Outputs Low			10	mA
$V_{IL}$	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK Logic "0"				0.8	V
$V_{IH}$	Logic "1"	(Note 4)	2.4			V
$V_{OL}$	Data Output Logic Levels Logic "0"	$I_{OUT} = 400 \mu\text{A}$			0.4	V
$V_{OH}$	Logic "1"	$I_{OUT} = -10 \mu\text{A}$	$V_{DD} - 0.5$			V
$V_{OHL}$	Logic "1"	$I_{OUT} = -500 \mu\text{A}$	2.8			V
$I_{IN}$	Input Currents DATA IN, CLOCK ENABLE, BLANK	$V_{IN} = 0V$ or $V_{DD}$	-10		10	$\mu\text{A}$
$C_{IN}$	Input Capacitance DATA IN, CLOCK ENABLE, BLANK				15	pF
$R_{OFF}$	Display Output Impedances Output Off (Figure 3)	$V_{DD} = 5.5V$ , $V_{SS} = 0V$ $V_{DIS} = -10V$ $V_{DIS} = -20V$ $V_{DIS} = -30V$	55 60 65		250 300 400	k $\Omega$ k $\Omega$ k $\Omega$
$R_{ON}$	Output On (Figure 4)	$V_{DIS} = -10V$ $V_{DIS} = -20V$ $V_{DIS} = -30V$		700 600 500	800 750 680	$\Omega$ $\Omega$ $\Omega$
$V_{DOL}$	Display Output Low Voltage	$V_{DD} = 5.5V$ , $I_{OUT} = \text{Open Circuit}$ , $-30V \leq V_{DIS} \leq -10V$	$V_{DIS}$		$V_{DIS} + 2$	V

**AC Electrical Characteristics**

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5V \pm 0.5V$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$f_C$	Clock Input Frequency	(Notes 6, 7)			800	kHz
$t_H$	High Time		300			ns
$t_L$	Low Time		300			ns
$t_{DS}$	Data Input Set-Up Time		100			ns
$t_{DH}$	Hold Time		100			ns

## AC Electrical Characteristics $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ , $V_{DD} = 5\text{V} \pm 0.5\text{V}$ (Continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{ES}$	Enable Input Set-Up Time	(Note 5)	100			ns
$t_{EH}$	Hold Time		100			ns
$t_{CDO}$	Data Output Clock Low to Data Out Time	$C_L = 50\text{ pF}$			500	ns

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

**Note 2:** Molded DIP Package, Board Mount,  $\theta_{JA} = 52^{\circ}\text{C/W}$ , derate  $19.2\text{ mW}/^{\circ}\text{C}$  above  $25^{\circ}\text{C}$ .

**Note 3:** Molded DIP Package, Socket Mount,  $\theta_{JA} = 58^{\circ}\text{C/W}$ , derate  $17.2\text{ mW}/^{\circ}\text{C}$  above  $25^{\circ}\text{C}$ .


**Note 4:** 74LSTTL  $V_{OH} = 2.7\text{V}$  @  $I_{OUT} = -400\text{ }\mu\text{A}$ , TTL  $V_{OH} = 2.4\text{V}$  @  $I_{OUT} = -400\text{ }\mu\text{A}$ .

**Note 5:** For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

**Note 6:** AC input waveform specification for test purposes:  $t_r, t_f \leq 20\text{ ns}$ ,  $f = 800\text{ kHz}$ ,  $50\% \pm 10\%$  duty cycle.


**Note 7:** Clock input rise and fall times must not exceed  $5\text{ }\mu\text{s}$ .

## Connection Diagrams



00792502

FIGURE 2.



00792508

## Functional Description

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58342 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic "1" will turn off all sections of the display. A block diagram of the MM58342 is shown in *Figure 1*.

*Figure 2* shows the pinout of the MM58342 device, where output 1 (pin 12) is equivalent to bit 1 (i.e., the first bit of data to be loaded into the shift register following ENABLE high). A logic "1" at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58342, because external

## Functional Description (Continued)

pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3, 4* show that this output impedance will remain constant for a fixed value of display voltage.

*Figure 5* demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58342.

To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 20 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.

In *Figure 6*, the ENABLE signal acts as an envelope, and only while this signal is at a logic "1" does the circuit accept

CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., "0"–"1" transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58342 being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

*Figure 7* shows a schematic diagram of a microprocessor-based system where the MM58342 is used to provide the grid drive for a 40-digit 2 line 5 x 7 multiplexed vacuum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58348, which does not require an extremely generated load signal.




FIGURE 3. Output Impedance Off




FIGURE 4. Output Impedance On

## Timing Diagrams





FIGURE 5. Clock and Data Timings


### Timing Diagrams (Continued)



00792506

FIGURE 6. Timings (Data Format)


### Typical Application



00792507

FIGURE 7. Microprocessor-Controlled Word Processor


**Physical Dimensions** inches (millimeters) unless otherwise noted



**Molded Dual-In-Line Package (N)**  
**Order Number MM58342N**  
**NS Package Number N28B**

N28B (REV E)

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**Plastic Chip Carrier (V)**  
**Order Number MM58342V**  
**NS Package Number V28A**

V28A (REV K)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Email: support@nsc.com

**National Semiconductor Europe**  
Fax: +49 (0) 180-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Response Group**  
Tel: 65-2544466  
Fax: 65-2504466  
Email: ap.support@nsc.com

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5639-7560  
Fax: 81-3-5639-7507

www.national.com