

MM54C240/MM74C240 Inverting, MM54C244/MM74C244 Non-Inverting Octal Buffers and Line Drivers with TRI-STATE® Outputs

MM54C240/MM74C240 Inverting MM54C244/MM74C244 Non-Inverting Octal Buffers and Line Drivers with TRI-STATE® Outputs

General Description


These octal buffers and line drivers are monolithic complementary MOS (CMOS) integrated circuits with TRI-STATE outputs. These outputs have been specially designed to drive highly capacitive loads such as bus-oriented systems. These devices have a fan out of 6 low power Schottky loads. A high logic level on the output disable control input G makes the outputs go into the high impedance state. For improved TTL input compatibility see MM74C941.

Features


- Wide supply voltage range (3V to 15V)
- High noise immunity (0.45 V_{CC} typ)
- Low power consumption
- High capacitive load drive capability
- TRI-STATE outputs
- Input protection
- TTL compatibility
- 20-pin dual-in-line package
- High speed 25 ns (typ.) @ 10V, 50 pF (MM74C244)

Logic and Connection Diagrams


MM54C240/MM74C240



MM54C244/MM74C244




MM54C240/MM74C240 Dual-In-Line Package



Top View

Order Number **MM54C240 or MM74C240**

MM54C244/MM74C244 Dual-In-Line Package



Top View

Order Number **MM54C244 or MM74C244**

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	$-0.3V$ to $V_{CC} + 0.3V$	Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Operating Temperature Range MM54C240, MM54C244 MM74C240, MM74C244	$-55^{\circ}C$ to $+125^{\circ}C$ $-40^{\circ}C$ to $+85^{\circ}C$	Power Dissipation Dual-In-Line Small Outline	700 mW 500 mW
		Operating V_{CC} Range	3V to 15V
		Absolute Maximum V_{CC}	18V
		Lead Temperature (Soldering, 10 seconds)	260°C

DC Electrical Characteristics

Min/Max limits apply across temperature range, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS TO CMOS						
$V_{IN(1)}$	Logical "1" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	3.5 8.0			V V
$V_{IN(0)}$	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
$V_{OUT(1)}$	Logical "1" Output Voltage	$V_{CC} = 5V, I_O = -10 \mu A$ $V_{CC} = 10V, I_O = -10 \mu A$	4.5 9.0			V V
$V_{OUT(0)}$	Logical "0" Output Voltage	$V_{CC} = 5V, I_O = 10 \mu A$ $V_{CC} = 10V, I_O = 10 \mu A$			0.5 1.0	V V
I_{OZ}	TRI-STATE Output Current	$V_{CC} = 10V, OD = V_{IH}$			± 10	μA
$I_{IN(1)}$	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μA
$I_{IN(0)}$	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA
I_{CC}	Supply Current	$V_{CC} = 15V$		0.05	300	μA
CMOS/LPTTL INTERFACE						
$V_{IN(1)}$	Logical "1" Input Voltage	54C, $V_{CC} = 4.5V$ 74C, $V_{CC} = 4.75V$	$V_{CC} = 1.5$ $V_{CC} = 1.5$			V V
$V_{IN(0)}$	Logical "0" Input Voltage	54C, $V_{CC} = 4.5V$ 74C, $V_{CC} = 4.75V$			0.8 0.8	V V
$V_{OUT(1)}$	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V, I_O = -450 \mu A$ 74C, $V_{CC} = 4.75V, I_O = -450 \mu A$	$V_{CC} = 0.4$ $V_{CC} = 0.4$			V V
		54C, $V_{CC} = 4.5V, I_O = -2.2 mA$ 74C, $V_{CC} = 4.75V, I_O = -2.2 mA$	2.4 2.4			V V
$V_{OUT(0)}$	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V, I_O = 2.2 mA$ 74C, $V_{CC} = 4.75V, I_O = 2.2 mA$			0.4 0.4	V V
OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)						
I_{SOURCE}	Output Source Current (P-Channel)	$V_{CC} = 5V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-14	-30		mA
		$V_{CC} = 10V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-36	-70		mA
I_{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	12	20		mA
		$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	48	70		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

AC Electrical Characteristics* $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PD(1)}, t_{PD(0)}$	Propagation Delay (Data In to Out) MM54C240/MM74C240	$V_{CC} = 5V, C_L = 50 \text{ pF}$		60	90	ns
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		40	70	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		80	110	ns
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		60	90	ns
	MM54C244/MM74C244	$V_{CC} = 5V, C_L = 50 \text{ pF}$		45	70	ns
		$V_{CC} = 10V, C_L = 50 \text{ pF}$		25	50	ns
		$V_{CC} = 5V, C_L = 150 \text{ pF}$		60	90	ns
		$V_{CC} = 10V, C_L = 150 \text{ pF}$		40	70	ns
t_{1H}, t_{0H}	Propagation Delay Output Disable to High Impedance State (from a Logic Level)	$R_L = 1k, C_L = 50 \text{ pF}$ $V_{CC} = 5V$ $V_{CC} = 10V$		45 35	80 60	ns ns
t_{H1}, t_{H0}	Propagation Delay Output Disable to Logic Level (from High Impedance State)	$R_L = 1k, C_L = 50 \text{ pF}$ $V_{CC} = 5V$ $V_{CC} = 10V$		50 30	90 60	ns ns
$t_{T(HL)}, t_{T(LH)}$	Transition Time	$V_{CC} = 5V, C_L = 50 \text{ pF}$ $V_{CC} = 10V, C_L = 50 \text{ pF}$ $V_{CC} = 5V, C_L = 150 \text{ pF}$ $V_{CC} = 10V, C_L = 150 \text{ pF}$		45 30 75 50	80 60 140 100	ns ns ns ns
C_{PD}	Power Dissipation Capacitance (Output Enabled per Buffer) MM54C240/MM74C240 MM54C244/MM74C244	(Note 3)		100 100		pF pF
	(Output Disabled per Buffer) MM54C240/MM74C240 MM54C244/MM74C244			10 0		pF pF
C_{IN}	Input Capacitance (Any Input)	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		10		pF
C_O	Output Capacitance (Output Disabled)	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		10		pF


*AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90.

Typical Application



TL/F/5905-5

Truth Tables

MM54C240/MM74C240

ODA	IA	OA
1	X	Z
1	X	Z
0	0	1
0	1	0

ODB	IB	OB
1	X	Z
1	X	Z
0	0	1
0	1	0

MM54C244/MM74C244

ODA	IA	OA
1	X	Z
1	X	Z
0	0	0
0	1	1

ODB	IB	OB
1	X	Z
1	X	Z
0	0	0
0	1	1


1 = High

0 = Low


X = Don't Care

Z = TRI-STATE


Typical Performance Characteristics




TL/F/5905-6



TL/F/5905-7




TL/F/5905-8




TL/F/5905-9

AC Test Circuits and Switching Time Waveforms


t_{pd0}, t_{pd1}




CMOS to CMOS




t_{1H} and t_{H1}



t_{1H}




t_{H1}




Note: V_{OH} is defined as the DC output high voltage when the device is loaded with a $1\text{ k}\Omega$ resistor to ground.


t_{0H} and t_{HO}



t_{0H}



t_{HO}




Note: V_{OL} is defined as the DC output low voltage when the device is loaded with a $1\text{ k}\Omega$ resistor to V_{CC} .


Note: Delays measured with input $t_r, t_f \leq 20\text{ ns}$.

MM54C240/MM74C240 Inverting Octal Buffers and Line Drivers with TRI-STATE Outputs

Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J)
Order Number MM54C240J, MM54C244J, MM74C240J or MM74C244J
See NS Package Number J20A



Molded Dual-In-Line Package (N)
Order Number MM54C240N, MM54C244N, MM74C240N or MM74C244N
See NS Package Number N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@fevm2.nsc.com	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80			

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.