

MM54C175/MM74C175 Quad D Flip-Flop

General Description

The MM54C175/MM74C175 consists of four positive-edge triggered D type flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to logical "0" and Q's to logical "1".


All inputs are protected from static discharge by diode clamps to $\ensuremath{V_{\text{CC}}}$ and GND.

Features

■ Wide supply voltage range 3V to 15V
■ Guaranteed noise margin 1.0V
■ High noise immunity 0.45 V_{CC} (typ.)

■ Low power TTL compatibility Fan out of 2 driving 74L

Connection Diagram & Truth Table



TL/F/5900-1

Order Number MM54C175 or MM74C175

Each Flip-Flop

Inputs			Outputs		
Clear	Clock	D	Q	Q	
L	X	Х	L	Н	
H	↑	Н	Н	L	
H	↑	L	L	Н	
H	H	Х	NC	NC	
Н	L	Х	NC	NC	

H = High level

L = Low level

X = Irrelevant

Transition from low to high level

NC = No change

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $-0.3\mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.3\mbox{V}$ Voltage at Any Pin

Operating Temperature Range MM54C175

-55°C to +125°C

MM74C175 -40°C to $+85^{\circ}\text{C}$ Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Power Dissipation (PD)

Dual-In-Line 700 mW Small Outline 500 mW Operating V_{CC} Range 3V to 15V Absolute Maximum $V_{\mbox{\footnotesize CC}}$ 18V

Lead Temperature

260°C (Soldering, 10 seconds)

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
смоѕ то сі	MOS					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V V _{CC} = 10V	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$ $V_{CC} = 10V, I_{O} = -10 \mu A$	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$ $V_{CC} = 10V, I_{O} = 10 \mu A$			0.5 1.0	V V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	V _{CC} = 15V		0.05	300	μΑ
MOS/LPTT	L INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5 V _{CC} - 1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = -360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4 0.4	V V
UTPUT DR	IVE (See 54C/74C Family Char	racteristics Data Sheet) (Short Circuit	Current)			
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5V, T_A = 25^{\circ}C,$ $V_{OUT} = 0V$	-1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC}=10V, T_A=25^{\circ}C,$ $V_{OUT}=0V$	-8.0	-15		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5V, T_A = 25^{\circ}C,$ $V_{OUT} = V_{CC}$	1.75	3.6		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 10V, T_A = 25^{\circ}C,$ $V_{OUT} = V_{CC}$	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to $\mathbb Q$ or $\overline{\mathbb Q}$	$V_{CC} = 5V$ $V_{CC} = 10V$		190 75	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "0" from Clear to Q	V _{CC} = 5V V _{CC} = 10V		180 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "1" from Clear to Q	$V_{CC} = 5V$ $V_{CC} = 10V$		230 90	400 150	ns ns
ts	Time Prior to Clock Pulse that Data Must be Present	$V_{CC} = 5V$ $V_{CC} = 10V$	100 40	45 16		ns ns
t _H	Time After Clock Pulse that Data Must be Held	$V_{CC} = 5V$ $V_{CC} = 10V$	0	-11 -4		ns ns
t _W	Minimum Clock Pulse Width	V _{CC} = 5.0V V _{CC} = 10V		130 45	250 100	ns ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5.0V$ $V_{CC} = 10V$		120 45	250 100	ns ns
t _r	Maximum Clock Rise Time	$V_{CC} = 5V$ $V_{CC} = 10V$	15 5.0	450 125		μs μs
t _f	Maximum Clock Fall Time	$V_{CC} = 5V$ $V_{CC} = 10V$	15 5.0	50 50		μs μs
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	2.0 5.0	3.5 10		MHz MHz
C _{IN}	Input Capacitance	Clear Input (Note 2) Any Other Input		10 5.0		pF pF
C _{PD}	Power Dissipation Capacitance	Per Package (Note 3)		130		pF

^{*}AC Parameters are guaranteed by DC correlated testing.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.


Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note AN-90.


Switching Time Waveforms

CMOS to CMOS




TL/F/5900-6





Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM54C175N or MM74C175N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408