

LMX2335U/LMX2336U

PLLatinum™ Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications

LMX2335U 1.2 GHz/1.2 GHz LMX2336U 2.0 GHz/1.2 GHz

General Description

The LMX2335U and LMX2336U devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX2335U and LMX2336U devices are designed for use in applications requiring two RF phase-locked loops.

A 64/65 or a 128/129 prescale ratio can be selected for each RF synthesizer. Using a proprietary digital phase locked loop technique, the LMX2335U and LMX2336U devices generate very stable, low noise control signals for the RF voltage controlled oscillators. Both RF synthesizers include a two-level programmable charge pump. The RF1 synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX2335U and the LMX2336U feature very low current consumption:

LMX2335U (1.2 GHz)- 3.0 mA, LMX2336U (2.0 GHz)- 3.5 mA at 3.0V.

The LMX2335U device is available in 16-pin TSSOP, and 16-pin Chip Scale Package (CSP) surface mount plastic packages. The LMX2336U device is available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP surface mount plastic packages.

Features

- Ultra Low Current Consumption
- Upgrade and Compatible to the LMX2335L and LMX2336L devices
- 2.7V to 5.5V operation
- Selectable Synchronous or Asynchronous Powerdown Mode:

 $I_{CC-PWDN} = 1 \mu A \text{ typical at } 3.0V$

- Selectable Dual Modulus Prescaler
 - RF1: 64/65 or 128/129 RF2: 64/65 or 128/129
- Selectable Charge Pump TRI-STATE® Mode
- Programmable Charge Pump Current Levels RF1 and RF2: 0.95 or 3.8 mA
- Selectable Fastlock[™] Mode for the RF1 Synthesizer
- Push-Pull Analog Lock Detect Mode
- LMX2335U is available in 16-Pin TSSOP and 16-Pin CSP
- LMX2336U is available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP

Applications

- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners

Thin Shrink Small Outline Package (MTC16)



10136787

Thin Shrink Small Outline Package (MTC20)



10136780

Chip Scale Package (SLB16A)

Chip Scale Package (SLB24A)




10136781

Ultra Thin Chip Scale Package (SLE20A)




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Fastlock™. MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation.




LMX2336U Functional Block Diagram




Connection Diagrams


LMX2335U Thin Shrink Small Outline Package (TM) (Top View)




LMX2335U Chip Scale Package (SLB) (Top View)




LMX2336U Thin Shrink Small Outline Package (TM) (Top View)



LMX2336U Chip Scale Package (SLB) (Top View)



LMX2336U Ultra Thin Chip Scale Package (SLE) (Top View)



Pin Descriptions

Pin Name	Pin No. LMX2336U 20-Pin UTCSP	Pin No. LMX2336U 20-Pin TSSOP	Pin No. LMX2336U 24-Pin CSP	Pin No. LMX2335U 16-Pin TSSOP	Pin No. LMX2335U 16-Pin CSP	I/O	Description
V _{CC}	20	1	24	1	16	_	Power supply bias for the RF1 PLL analog and digital circuits. V _{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
V _P RF1	1	2	2	2	1	_	RF1 PLL charge pump power supply. Must be \geq V_{CC} .
D _o RF1	2	3	3	3	2	0	RF1 PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
GND	3	4	4	4	3	_	LMX2335U: Ground for the RF1 PLL analog and digital circuits. LMX2336U: Ground for the RF1 PLL digital circuitry.
f _{IN} RF1	4	5	5	5	4	I	RF1 PLL prescaler input. Small signal input from the VCO.
f _{IN} RF1	5	6	6	Х	Х	I	LMX2335U: Don't care. LMX2336U: RF1 PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX2336U RF1 PLL can be driven differentially when the bypass capacitor is omitted.
GND	6	7	7	Х	Х	-	LMX2335U: Don't care. LMX2336U: Ground for the RF1 PLL analog circuitry.
OSC _{in}	7	8	8	6	5	I	Oscillator input. It has an approximate V _{CC} /2 input threshold and can be driven from an external CMOS or TTL logic gate.
OSC _{out}	8	9	10	7	6	0	Oscillator output. This output is connected directly to a crystal. If a TCXO is used, it is left open.
F _o LD	9	10	11	8	7	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF1/RF2 PLL push-pull analog lock detect output, N and R divider output, or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	10	11	12	9	8	I	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	11	12	14	10	9	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data. The MSB of Data is entered first. The last two bits are the control bits.
LE	12	13	15	11	10	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift registers is loaded into one of 4 internal control registers.


Pin Descriptions (Continued)

Pin Name	Pin No. LMX2336U 20-Pin UTCSP	Pin No. LMX2336U 20-Pin TSSOP	Pin No. LMX2336U 24-Pin CSP	Pin No. LMX2335U 16-Pin TSSOP	Pin No. LMX2335U 16-Pin CSP	I/O	Description
GND	13	14	16	Х	Х	-	LMX2335U: Don't care.
							LMX2336U: Ground for the RF2 PLL analog circuitry.
Ī _{IN} RF2	14	15	17	Х	X	I	LMX2335U: Don't care. LMX2336U: RF2 PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX2336U RF2 PLL can be driven differentially when the bypass capacitor is omitted.
f _{IN} RF2	15	16	18	12	11	I	RF2 PLL prescaler input. Small signal input from the VCO.
GND	16	17	19	13	12	_	LMX2335U: Ground for the RF2 PLL analog and digital circuits, MICROWIRE, F _o LD and oscillator circuits. LMX2336U: Ground for the RF2 PLL digital circuitry, MICROWIRE, F _o LD and oscillator circuits.
D _o RF2	17	18	20	14	13	0	RF2 PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V _P RF2	18	19	22	15	14	-	RF2 PLL charge pump power supply. Must be \geq V_{CC} .
V _{CC}	19	20	23	16	15	-	Power supply bias for the RF2 PLL analog and digital circuits, MICROWIRE, F _o LD and oscillator circuits. V _{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC	Х	Х	1, 9, 13, 21	Х	Х	-	LMX2335U: Don't Care. LMX2336U: No connect.

Ordering Information

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2335USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB16A
		(CSP) Tape and Reel		
LMX2335UTM	-40°C to +85°C	Thin Shrink Small	96 Units Per Rail	MTC16
		Outline Package		
		(TSSOP)		
LMX2335UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC16
		Outline Package		
		(TSSOP) Tape and		
		Reel		
LMX2336USLEX	-40°C to +85°C	Ultra Thin Chip Scale	2500 Units Per Reel	SLE20A
		Package (UTCSP)		
		Tape and Reel		
LMX2336USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB24A
		(CSP) Tape and Reel		
LMX2336UTM	-40°C to +85°C	Thin Shrink Small	73 Units Per Rail	MTC20
		Outline Package		
		(TSSOP)		
LMX2336UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC20
		Outline Package		
		(TSSOP) Tape and		
		Reel		

Detailed Block Diagram



Notes:

1. V_{CC} supplies power to the RF1 and RF2 prescalers, RF1 and RF2 feedback dividers, RF1 and RF2 reference dividers, RF1 and RF2 phase detectors, the OSC_{in} buffer, MICROWIRE, and F_0LD circuits.

7

- 2. V_P RF1 and V_P RF2 supply power to the charge pumps. They can be run separately as long as V_P RF1 $\geq V_{CC}$ and V_P RF2 $\geq V_{CC}$.
- 3. X signifies a pin that is NOT available on the LMX2335U PLL.

Absolute Maximum Ratings (Notes 1,

2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{lll} V_{\rm CC} \ to \ GND & -0.3V \ to \ +6.5V \\ V_{\rm P} \ RF1 \ to \ GND & -0.3V \ to \ +6.5V \\ V_{\rm P} \ RF2 \ to \ GND & -0.3V \ to \ +6.5V \\ \end{array}$

Voltage on any pin to GND (V_I)

16-Pin TSSOP θ_{JA} Thermal

Impedance 137.1°C/W

20-Pin TSSOP θ_{JA} Thermal

Impedance 114.5°C/W

16-Pin CSP θ_{JA} Thermal Impedance 130°C/W 24-Pin CSP θ_{JA} Thermal Impedance 112°C/W

Recommended Operating Conditions (Note 1)

Power Supply Voltage

 V_{CC} to GND +2.7V to +5.5V V_{P} RF1 to GND V_{CC} to +5.5V V_{P} RF2 to GND V_{CC} to +5.5V Operating Temperature (T_{A}) -40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

Electrical Characteristics

 $V_{CC} = V_P RF1 = V_P RF2 = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

Symbol	Parame	tor	Conditions		Value		Units
Syllibol	Parame	eter	Conditions	Min	Тур	Max	Ullits
I _{CC} PARAM	ETERS						
I _{CCRF1 + RF2}	Power Supply Current, RF1 + RF2	LMX2335U	Clock, Data and LE = GND OSC _{in} = GND		3.0	4.0	mA
	Synthesizers	LMX2336U	PWDN RF1 Bit = 0 PWDN RF2 Bit = 0		3.5	4.5	mA
I _{CCRF1}	Power Supply Current, RF1	LMX2335U	Clock, Data and LE = GND OSC _{in} = GND		1.5	2.0	mA
	Synthesizer Only	LMX2336U	PWDN RF1 Bit = 0 PWDN RF2 Bit = 1		2.0	2.5	mA
I _{CCRF2}	Power Supply Current, RF2	LMX2335U	Clock, Data and LE = GND OSC _{in} = GND		1.5	2.0	mA
	Synthesizer Only	LMX2336U	PWDN RF1 Bit = 1 PWDN RF2 Bit = 0		1.5	2.0	
I _{CC-PWDN}	Powerdown Current	LMX2335U/ LMX2336U	Clock, Data and LE = GND OSC _{in} = GND PWDN RF1 Bit = 1		1.0	10.0	μА
DE1 CVNTL	│ IESIZER PARAMETER		PWDN RF2 Bit = 1				
f _{IN} RF1	RF1 Operating	LMX2335U		100		1200	MHz
'IN ' II I	Frequency	LMX2336U		200		2000	MHz
N _{RF1}	RF1 N Divider Range		Prescaler = 64/65 (Note 4)	192		131135	IVII IZ
			Prescaler = 128/129 (Note 4)	384		262143	
R _{RF1}	RF1 R Divider Range			3		32767	
F _{oRF1}	RF1 Phase Detector I	Frequency				10	MHz
Pf _{IN} RF1	RF1 Input Sensitivity		2.7V ≤ V _{CC} ≤ 3.0V (Note 5)	-15		0	dBm
			3.0V < V _{CC} ≤ 5.5V (Note 5)	-10		0	dBm

Symbol	Parar	notor	Conditions		Value		Units
Symbol	Parai	leter	Conditions	Min	Тур	Max	Units
RF1 SYNTH	ESIZER PARAMETE	RS			•		
ID _o RF1	RF1 Charge Pump	Output Source	VD_o RF1 = V_P RF1/2		-0.95		mA
SOURCE	Current		ID _o RF1 Bit = 0				
			(Note 6)				
			VD_o RF1 = V_P RF1/2		-3.80		mA
			ID _o RF1 Bit = 1				
			(Note 6)				
ID _o RF1	RF1 Charge Pump	Output Sink	VD_o RF1 = V_P RF1/2		0.95		mA
SINK	Current		ID _o RF1 Bit = 0				
			(Note 6)				
			VD_o RF1 = V_P RF1/2		3.80		mA
			ID _o RF1 Bit = 1				
			(Note 6)				
ID _o RF1	RF1 Charge Pump	Output TRI-STATE	$0.5V \le VD_o RF1 \le V_P RF1 - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current		(Note 6)				
ID _o RF1	RF1 Charge Pump	Output Sink	VD_o RF1 = V_P RF1/2		3	10	%
SINK	Current Vs Charge	Pump Output	$T_A = +25^{\circ}C$				
Vs	Source Current Mis	match	(Note 7)				
ID _o RF1							
SOURCE							
ID _o RF1	RF1 Charge Pump	Output Current	$0.5V \le VD_o RF1 \le V_P RF1 - 0.5V$		10	15	%
Vs	Magnitude Variation	Vs Charge Pump	$T_A = +25^{\circ}C$				
VD _o RF1	Output Voltage		(Note 7)				
ID _o RF1	RF1 Charge Pump	Output Current	VD_o RF1 = V_P RF1/2		10		%
Vs	Magnitude Variation	Vs Temperature	(Note 7)				
T _A							
RF2 SYNTH	ESIZER PARAMETE	RS					
f _{IN} RF2	RF2 Operating	LMX2335U		100		1200	MHz
	Frequency	LMX2336U		100		1200	MHz
N _{RF2}	RF2 N Divider Rang	je	Prescaler = 64/65	192		131135	
			(Note 4)				
			Prescaler = 128/129	384		262143	
			(Note 4)				
R _{RF2}	RF2 R Divider Rang	je		3		32767	
F _{oRF2}	RF2 Phase Detecto					10	MHz
Pf _{IN} RF2	RF2 Input Sensitivit	· · · · ·	2.7V ≤ V _{CC} ≤ 3.0V	-15		0	dBm
· IIN · · · · =	p 00.10.1171	,	(Note 5)				
			3.0V < V _{CC} ≤ 5.5V	-10		0	dBm
			(Note 5)				~

Symbol	Parameter	Conditions		Value	,	Units
Cyllibol	T drameter	Conditions	Min	Тур	Max	Office
	ESIZER PARAMETERS					
ID _o RF2	RF2 Charge Pump Output Source	VD_o RF2 = V_P RF2/2		-0.95		mA
SOURCE	Current	ID _o RF2 Bit = 0				
		(Note 6)				
		VD_o RF2 = V_P RF2/2		-3.80		mA
		ID _o RF2 Bit = 1				
		(Note 6)				
ID _o RF2	RF2 Charge Pump Output Sink	VD_o RF2 = V_P RF2/2		0.95		mA
SINK	Current	ID _o RF2 Bit = 0				
		(Note 6)				
		VD _o RF2= V _P RF2/2		3.80		mA
		ID _o RF2 Bit = 1				
		(Note 6)				
ID _o RF2	RF2 Charge Pump Output TRI-STATE	$0.5V \le VD_o RF2 \le V_P RF2 - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current	(Note 6)				
ID _o RF2	RF2 Charge Pump Output Sink	VD_o RF2 = V_P RF2/2		3	10	%
SINK	Current Vs Charge Pump Output	$T_A = +25^{\circ}C$				
Vs	Source Current Mismatch	(Note 7)				
ID _o RF2						
SOURCE						
ID _o RF2	RF2 Charge Pump Output Current	$0.5V \le VD_o RF2 \le V_P RF2 - 0.5V$		10	15	%
Vs	Magnitude Variation Vs Charge Pump	$T_A = +25^{\circ}C$				
VD _o RF2	Output Voltage	(Note 7)				
ID _o RF2	RF2 Charge Pump Output Current	VD_o RF2 = V_P RF2/2		10		%
Vs	Magnitude Variation Vs Temperature	(Note 7)				
T _A	DA DAMETEDO					
	PR PARAMETERS	T			40	
Fosc	Oscillator Operating Frequency	(4)	2		40	MHz
V _{OSC}	Oscillator Sensitivity	(Note 8)	0.5		V _{CC}	V _{PP}
losc	Oscillator Input Current	$V_{OSC} = V_{CC} = 5.5V$			100	μΑ
		$V_{OSC} = 0V, V_{CC} = 5.5V$	-100			μΑ
	FERFACE (Data, LE, Clock, F _o LD)				,	
V_{IH}	High-Level Input Voltage		0.8 V _{CC}			V
V_{IL}	Low-Level Input Voltage				0.2 V _{CC}	V
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
I _{IL}	Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μΑ
V _{OH}	High-Level Output Voltage	I _{OH} = -500 μA	V _{CC} - 0.4			V
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA			0.4	V
	INTERFACE					
t _{cs}	Data to Clock Set Up Time	(Note 9)	50			ns
t _{CH}	Data to Clock Hold Time	(Note 9)	10			ns
t _{CWH}	Clock Pulse Width HIGH	(Note 9)	50			ns
t _{CWL}	Clock Pulse Width LOW	(Note 9)	50			ns
	Clock to Load Enable Set Up Time	(Note 9)	50			
t _{ES}	*		+			ns
t _{EW}	Latch Enable Pulse Width	(Note 9)	50		1	ns

Electrical Characteristics (Continued) $V_{CC} = V_P \text{ RF1} = V_P \text{ RF2} = 3.0V, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$, unless otherwise specified

Cumbal	Davier		Conditions		Value		Linita
Symbol	Param	leter	Conditions	Min	Тур	Max	Units
PHASE NOI	SE CHARACTERISTI	cs					•
L _N (f) RF1	RF1 Synthesizer No Noise Contribution (Note 10)	rmalized Phase	TCXO Reference Source ID _o RF1 Bit = 1		-212.0		dBc/ Hz
L(f) RF1	RF1 Synthesizer Single Side Band Phase Noise Measured	LMX2335U	f_{IN} RF1 = 900 MHz f = 1 kHz Offset $F_{\phi RF1}$ = 200 kHz Loop Bandwidth = 12 kHz N = 4500 F_{OSC} = 10 MHz V_{OSC} = 0.632 V_{PP} ID _o RF1 Bit = 1 PWDN RF2 Bit = 1 T_A = +25°C (Note 11)		-85.94		dBc/ Hz
		LMX2336U	$\begin{split} f_{\text{IN}} & \text{RF1} = 1960 \text{ MHz} \\ f = 1 \text{ kHz Offset} \\ F_{\phi \text{RF1}} & = 200 \text{ kHz} \\ \text{Loop Bandwidth} & = 15 \text{ kHz} \\ \text{N} & = 9800 \\ F_{\text{OSC}} & = 10 \text{ MHz} \\ \text{V}_{\text{OSC}} & = 0.632 \text{ V}_{\text{PP}} \\ \text{ID}_{\text{o}} & \text{RF1 Bit} = 1 \\ \text{PWDN RF2 Bit} & = 1 \\ T_{\text{A}} & = +25 ^{\circ}\text{C} \\ \text{(Note 11)} \end{split}$		-79.18		dBc/ Hz

Electrical Characteristics (Continued)

 $V_{CC} = V_P \text{ RF1} = V_P \text{ RF2} = 3.0 \text{V}, -40 ^{\circ}\text{C} \le T_A \le +85 ^{\circ}\text{C}, \text{ unless otherwise specified}$

0	B		0		Value		11
Symbol	Parame	eter	Conditions	Min	Тур	Max	Units
PHASE NO	ISE CHARACTERISTIC	S		•	•		_
L _N (f) RF2	RF2 Synthesizer Norr Noise Contribution (Note 10)	nalized Phase	TCXO Reference Source ID _o RF2 Bit = 1		-212.0		dBc/ Hz
L(f) RF2	RF2 Synthesizer Single Side Band Phase Noise Measured	LMX2335U	f_{IN} RF2 = 900 MHz f = 1 kHz Offset $F_{\phi RF2}$ = 200 kHz Loop Bandwidth = 12 kHz N = 4500 F_{OSC} = 10 MHz V_{OSC} = 0.632 V_{PP} ID _o RF2 Bit = 1 PWDN RF1 Bit = 1 T_A = +25°C (Note 11)		-85.94		dBc/ Hz
		LMX2336U	f_{IN} RF2 = 900 MHz f = 1 kHz Offset $F_{\phi RF2} = 200$ kHz Loop Bandwidth = 12 kHz N = 4500 $F_{OSC} = 10$ MHz $V_{OSC} = 0.632$ V_{PP} ID_o RF2 Bit = 1 PWDN RF1 Bit = 1 $T_A = +25$ °C (Note 11)		-85.94		dBc/ Hz

Note 4: Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N \geq P * (P-1), where P is the value selected for the prescaler.

Note 5: Refer to the LMX2335U and LMX2336U $f_{\mbox{\footnotesize{IN}}}$ Sensitivity Test Setup section

Note 6: Refer to the LMX2335U and LMX2336U Charge Pump Test Setup section

Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.

Note 8: Refer to the LMX2335U and LMX2336U OSC_{in} Sensitivity Test Setup section


Note 9: Refer to the LMX2335U and LMX2336U Serial Data Input Timing section

Note 10: Normalized Phase Noise Contribution is defined as : $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$, where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and F_{ϕ} is the RF1/RF2 phase detector comparison frequency.

Note 11: The synthesizer phase noise is measured with the LMX2335TMEB/LMX2335SLBEB or LMX2336TMEB/LMX2336SLBEB/LMX2336SLBEB/LMX2336SLBEB Evaluation boards and the HP8566B Spectrum Analyzer.


Typical Performance Characteristics Sensitivity

-50




LMX2335U f $_{\rm IN}$ RF1 Input Power Vs Frequency $\rm V_{CC} = \rm V_{P}$ RF1 = 5.5V

f_{IN} RF1 (MHz)




Typical Performance Characteristics Sensitivity (Continued)






LMX2336U f_{IN} RF1 Input Power Vs Frequency V_{CC} = V_P RF1 = 5.5V




10136745

Typical Performance Characteristics Sensitivity (Continued)

LMX2335U and LMX2336U $f_{\rm IN}$ RF2 Input Power Vs Frequency $V_{\rm CC}$ = $V_{\rm P}$ RF2 = 3.0V




LMX2335U and LMX2336U $f_{\rm IN}$ RF2 Input Power Vs Frequency $V_{\rm CC}$ = $V_{\rm P}$ RF2 = 5.5V




Typical Performance Characteristics Sensitivity (Continued)

LMX2335U and LMX2336U OSC_{in} Input Voltage Vs Frequency V_{CC} = 3.0V




LMX2335U and LMX2336U OSC_{in} Input Voltage Vs Frequency $\text{V}_{\text{CC}} = 5.5\text{V}$




Typical Performance Characteristics Charge Pump






Typical Performance Characteristics Charge Pump (Continued)

LMX2335U and LMX2336U RF2 Charge Pump Sweeps $-40^{\circ}C \leq T_{A} \leq +85^{\circ}C$



Typical Performance Characteristics Input Impedance

LMX2335U TSSOP and LMX2336U TSSOP $\rm f_{IN}$ RF1 and $\rm f_{IN}$ RF2 Input Impedance $V_{CC} = 3.0V, T_A = +25^{\circ}C$




Marker 4 = 2000 MHz

10136766

10136768

LMX2335U TSSOP and LMX2336U TSSOP f_{IN} RF1 and f_{IN} RF2 Input Impedance $V_{CC} = 5.5V, T_A = +25^{\circ}C$




Marker 3 = 1900 MHz


Marker 4 = 2000 MHz

10136767

LMX2335U CSP and LMX2336U CSP $\rm f_{IN}$ RF1 and $\rm f_{IN}$ RF2 Input Impedance $\rm V_{CC}{=}$ 3.0V, $\rm T_A$ = +25 $^{\circ}\rm C$



LMX2335U CSP and LMX2336U CSP f_{IN} RF1 and f_{IN} RF2 Input Impedance $V_{CC} = 5.5V, T_A = +25^{\circ}C$



Marker 3 = 1900 MHz

Marker $4 = 2000 \, \text{MHz}$

10136769

19


Typical Performance Characteristics

Input Impedance (Continued)


LMX2335U/LMX2336U TSSOP and LMX2335U/LMX2336U CSP f_{IN} RF1 and f_{IN} RF2 Input Impedance Table

							-	THE RESERVE THE PARTY OF THE PA					D. D	200	NA CONTRACTOR			THE PLAN IS NOT THE PROPERTY OF THE PARTY OF		
1	Voc = V	P. RF1	Voc = Vr RF1 = Vr RF2 = 3.0V (A = 25°C)	Vec =	Ve RF1	= Vo RF2	25°C) Voc = VP RF1 = VP RF2 = 5.5V (TA =	A = 25°C)	25°C) Voc =	V. RF1	= V. RF2	Vp RF1 = Vp RF2 = 3.0V (TA = 25°C)	A = 25°C)		V. RF	Vog = Vp RF1 = Vp RF2 = 5.5V	= 5.5V (TA	(5,92=
fin (MHz)	⊑	77	0 H G	148	(cs)	⊑	4	Q # (S)	140	(C2)	E	4	R NO	4 # B	(C2)	⊑	A	6 17 (C)	* # <u>\$</u>	(C)
9	0.862	623	-6.23 439.774 -319.866	-319.866	543.798	0.862	-6.07	448.230	-318.841	550.064	0.864	-8.44	431.004	-330.013	542.838	0.864	-6.30	438.240	-327.814	547,281
	0.834	9.30	-9.30 307.614 -272.274	-272.274	410.803	0.834	-9.00	316,479	316.479 -271.581	417,031	0.836	-9.88	291,252	-277,923	402,577	0.836	-9.57	300.190	-277.552	408.838
300	0.820	12.11	0.820 -12.11 237.700 -249.291	-249.291	344,452	0.821	0.821-11.66	247,264	247,264 -251,098	352.406	0.821	0.821-13.24	215.318	215.318 -248.361	328,702	0.821	0.821 -12.76	224.624	-249.637	335,819
400	0.808	15.25	0.808 -15.25 185.048 -227.171	-227.171	293.001	0.908	-14.61	194.668	0.808 -14.61 194.668 -229.064 300.601	300.601	0.808	-16.88	163.190	0.808 -16.88 163.190 -219.893	273.832	0.808	-16.24	0.808 -16.24 171.345	-222.518	280.844
900	0.796	18.51	0.796 -18.51 147.785 -203.923	-203.923	251.843	0.796	-17.66	156.935	156.935 -207.313	260.014	0.793	0.793 -20.90	126.193	126.193 -191.939	229.707	0.794	0.794 -20.00	133.885	-196.200	237.528
900	0.781	21.81	0.781 -21.81 122.091 -181.461	-181,461	218.710	0.782	-20.70	130.906	130,906 -185,850	227.325	0.775	0.775 -24.82		102 956 -168.026	197,060	0.777	0.777 -23.70	109.531	-172.887	204,663
200	0.785	24.72	0.785 -24.72 106.107 -163.758	-163,758	195.129	0.767	-23.45	113,780	-23.45 113.780 -168.514	203.329	0.749	0.749 -28.29	90.820	90.820 -146.582	172.437	0.752	0.752 -27.02	96.279	-151.333	179.363
008	0.760 -28.35	28.35	87.984 -150.524	-150.524	174.352	0.762	-26.97		94.255 -155,481	181.819		0.742 -31.22	79.737	-136.782 158.327	158.327	0.746	0.746 -29.85	84.470	-141.473	164,772
006	0.747	32.60	0.747 -32.60 73.777 -134.500	-134.500	153.406	0.750	-30.95	0.00	79.270 -139.668	160.596		0.739 -36.04	64.577	-123,961 139,764	139.764		0.742 -34.37	900'69	-128.610	145.954
000	0.732 -36.68	36.68		64.122 -120.908	136.859	0.735	34.73	69.215	-126.104	143.851	0.719	41.44	55.019	-108.415	121,577	0.723	0.723 -39.46	58.684	-113.123	127,439
100	1100 0.717 41.25	41.25	55.780 -108.398	-108.398	121.908	0.720	-39.12	60.041	-113.215	128.151	0.694	47.27	48.056	-94.403	106.931	0.698	-45,08	51,159	-98.547	111,035
200	969'0	46.24	1200 0.698 -46.24 49.180	-96,605	108.403	0.702	-43.84	1	52.848 -101.254 114.216	114.216		0.669 -53.59	42.269	-82.401	92.610	0.674	0.674 -51.01	45,061	-86.388	97.434
1300	0.678 -51.43	51,43	43.982	-86.291	96.853	0.683	-48.77	47.173	-90.676	102.212	0.641	-60.42	37,856	-71.663	81.039	0.647	0.647 -57.50	40.230	-75.400	85.461
1400	0.663 -56.68	86.68	39,397	-77.901	87.296	0.667	-63.71	42.317	-82.070	92.337	0.610	0.610 -68.33	34.108	-61.481	70.308	0.613	0.613 -64.90	36.477	-64.872	74.424
900	500 0.649 -62.08	62.08	35,566	-70.500	78.963	0.653	-58.74	38.281	-74.569	83.821	0.577	0.577-77.01	31.049	-52.388	60.898	0.581	0.581 -73.18	33.064	-55.554	64.649
009	0.630 -67.58	67.58	32.912	-63.544	71.562	0.634	63.96	35.335	-67.423	76.121	0.539	0.539 84.86	29.732	-44.962	53.895	0.543	0.543 -80.36	31.654	-48.119	57.597
1700	909'0	72.22	0.608 -72.22 31.565	-57.996	66.030	0.614	0.614 -68.51	33.590	-61.832	70.191	0.477	27.97	27.97 100.359	-58.171	115.999	0.487	84.99	33.106	42.105	53.562
1800	0.596 -75.66	75.66	30.440	-54.462	62.392	0.601	-71.81	32.358	-57.943	996'99	0.455	89.90	32.829	-37.624	49.933	0.468	-85.87	33.896	-40.554	52.847
1900	0.598 -80.06	80.06	27.915 -51.164	-51.164	58.284	0.602	-76.22	29.678	-54.335	61.912	0.483	87.34	29.357	-38.214	48.189	0.500	0.500 -88.90	29.576	-39.369	49.241
000	2000 0.607 -85.31	85.31	24.914	-47.651	53,771	0.607	0.607 -81.32	26,675	-50.603	57.203	0.520	79.89	25,120	-35.225	43.264	0.521	84.05	28,396	-37.578	45.921

 $\begin{array}{c} LMX2336U~UTCSP \\ f_{IN}~RF1~and~f_{IN}~RF2~Input~Impedance \\ V_{CC} = 3.0V,~T_A = +25^{\circ}C \end{array}$



 $\begin{array}{c} {\rm LMX2336U~UTCSP} \\ {\rm f_{IN}~RF1~and~f_{IN}~RF2~Input~Impedance} \\ {\rm V_{CC}{=}~5.5V,~T_{A}~=~+25^{\circ}C} \end{array}$




Marker 4 = 2500 MHz

10136797

LMX2336U UTCSP f_{IN} RF1 and f_{IN} RF2 Input Impedance Table


				LMX	LMX2336U UTCSP Zfm RF1 and Zfm RF2	I'm RF1 and	Zfm RF2			
		Voc a Va RB	"1 = V, RF2 =	Voc = Vs RF1 = Vs RF2 = 3.0V (TA = 25°C)			Vcc = Vp R	F1 = V, RF2 =	Vec = V, RF1 = V, RF2 = 5.5V (T. = 25°C)	
fm (MHz)	5	4	2 Z kas	##G	(22)	Ē	А	25 (C2)	# # <u>F</u>	[2] (0)
100	0.86	-8.57	335.53	-330.26	470,80	98'0	-8.61	333.98	-330.26	469.70
200	0.83	-13.59	206.36	-258,74	330.96	0,83	-13.55	207.11	-258.92	331.57
300	18.0	-18.53	143.19	-214.36	257.79	0.81	-18.45	144,05	-214.75	258.59
400	0.80	-23.67	103.09	-163.95	210.86	08'0	-23.63	103.36	-184.12	211.15
900	0.79	-29.24	76.58	-157.24	174,89	0.79	-29.07	77.30	-157,87	175.78
000	0.77	-34.87	61.79	-133.64	147.24	0.77	-34.64	62,46	-134.31	148.12
700	0.76	-40.52	60.03	-116.97	127.23	97.0	-40.33	50,42	-117,43	127.80
800	0.76	-46.45	39.82	-103.86	111.24	0.76	-46.18	40.22	-104.42	111,09
900	0.75	-53.27	32.87	-90.33	96.13	0.75	-62.89	33.27	-90.97	96.86
1000	0.74	-60.04	27.98	-79.30	84.09	0.74	-59.70	28.24	77,67-	84.63
1100	0.73	-66.62	24.49	-70.27	74.42	0.73	-66.10	24.81	-70.90	75,11
1200	0.73	-74.07	20.63	-62.00	65.34	0.73	-73.57	20.85	-62.52	16:39
1300	0.73	-81.67	17.67	-54.66	57.45	0.73	-81.15	17.85	-55.13	67.95
1400	0.73	-89.59	15.34	47.96	50.34	0.73	-88.94	15.51	-48.47	68.09
1500	0.73	-97.85	13.48	-41.75	43.87	0.73	-97.12	13.63	-42.27	44.41
1600	0.73	-106.72	11.96	-35.80	37,74	0.73	-105.87	12.09	-36.34	38.30
1700	0.72	-115.82	11.22	-30.21	32.22	0.72	-114,76	11,35	-30.82	32,84
1800	0.70	-123.41	11.28	-25.85	28.20	0.70	-122.28	11.40	-28.45	28.80
1900	0.72	-130.68	8.80	-22.22	24.29	0.72	-129.82	8.86	-22,61	24.66
2000	0.74	-140.55	8.41	-17,48	19.39	0.74	-139.88	8.44	-17.80	19.70
2100	0.74	-150.74	7.97	-12.74	15.03	0.74	-150.01	7.99	-13.07	15.32
2200	0.73	-160.86	8.02	-8.22	11.48	0.73	-160.03	8.04	-8.58	11.78
2300	0.71	-170.43	8.54	-4.06	9.46	0.71	-169.62	979	-4.41	9.62
2400	69:0	-179.08	9.17	-0.39	9.18	0.69	-178.32	9.17	-0.71	920
2500	0.67	172.38	9.92	3.20	10.43	2970	173.11	9.91	2.89	10.33

LMX2335U TSSOP and LMX2336U TSSOP OSC_{in} Input Impedance Vs Frequency $T_A = +25^{\circ}C$



10136776

LMX2335U CSP and LMX2336U CSP OSC_{in} Input Impedance Vs Frequency




10136777


Typical Performance Characteristics

Input Impedance (Continued)

LMX2335U/LMX2336U TSSOP and LMX2335U/LMX2336U CSP OSC_{in} Input Impedance Table

		FER	(c)	18544.50	10756.68	\$75,808 -8800.500 8854.533	4048.900 6313.367	438.542 -5712.788 5729.443	308.618 4995.007 4994.613	303.378 -4345.507 4356.174	3935,873,3939,494	174,460 -3506,005 3511,232	150,273 32:13.478 3217.422	157 424 -2934 223 2538,443	157,389 -2790,469 2784,920	2900 472 2900 500	144,727 -2419,904 2424,228	
	5	OSC, BUFFER POWERED DOWN	2080, (D)	-10073.24	1912 311 -10902 50	-8000 500	4048 900	-6712.788	4995 000	4345.507		-3506.006	2213478	293A 223	2793.465	2900 472	-2419.904	
	(TA = 25	POW	2080s. 639	415A.1DA	1812.311	\$75,808	566.697				168.193	174.490				125.530	-	
đ	Voc = 5.5V (TA = 25°C)	ER	(C)	80020318	5646.119	4512.201	2863.045	3098.519	2667,002	2384.315	2098,100	1912,986	1756,195	1608.182	1496.018	1290,040	1306.774	
38 Z08	'n	OSC., BUFFER POWERED DOWN	Z080,	4656.960 -6544.000* 8066.318 4154.104	2625,329 4998,105,5846,119	4209.219	1162 342 3496 982 3863,045	856.006 -2977.501 3098.519	2905 5005 2467 592	554.417 -2318.061 2384.315	2041,170,2056,100	624.589 -1085.270 1912.988	379.066 -1714.793 1756.195	-1567 979 1608 182	332.065 -1451.571 1498.018	299,913 -1399,120 1390,840	204.654 -1274.370 1305.774	
LMX2336U CSP/LMX2336U CSP ZOSC _a		OSC.	208Cp (03)		255.329	1625.723	1182.342		187,769	(S4.417	485.437			367.340				2550
CSPILMO	Ī	IER OWN	(Z08C _a)	105AA.50	10005,74	0410.499	600,730	5675.536	4600,038	4240.948	3782.429	3406.648	3120,783	2843.557	2567,008	2473.011	2204.684	
X2335U	6	OSC., BUFFER POWERED DOWN	2080,	-10073.24 10544.50	2248.081 -8544.475 6903.146 1571,331 -10205.48 10305.74	10350.651	6341 105 6362 730	442 219 -5658 273 5675 536	4792.917 4609.036	194.872 -4242.475, 4246.948	106.123 -3777.847 3752.429	170,072 3402,400,3406,648	-3114.867 3120.763	2837,317,2843,547	129 014 -2004 486 2007 008	2471.17D 2473.011	2331.664.2504.684	
7	Voc = 3.0V (TA = 25°C)	Pow	208Cs, (CI)	4154.104	1571,337	1066,561	727,736	442.219	296.061		106.123	170,072	191,739	188.280		35.424	117,730	10000
	3.07	58	(208C _e)	10809.27	6000.146	5400,305	4573.153	3663.861	031.377 -3158.030 3030.805	2791.912 2847.441	2551.129	2304,307	2002.491	1906,747	348.916 -1776.540 1810.480	1675.961	1678.377	
	No.	OSC. BUFFER POWERED ON	2080g EDJ	9526.374	6544.475	5170.800	TD48.750 4745.537 4573.153	872 629 -3558 4296 3963 861	3138.030	2791.912	2512 522 2551.129	444 S24 2291 EQU 2304 307	367.245 -2090.013 2092.491	1993 442 1506,747	1776.540	1648.326.1675.961	300 000 1549 601 1678 377	1000000
		886	208C _a	5107.588	2240.061	1664.986	1048.750	872.609	091.377	599 580	442.147	444.524	367.245	356.662	348.916	302 505	300.000	271000
		SWN	(0)	1904.282	2802.910	5660,388	4650,295	3868,000	3311.570	2918.215	2510.448	2380,913	2162,832	1005,028	1813.093	1690,355	1561.854	83377
	5	OSC, BUFFER POWERED DOWN	2080s. (D)	11439,800 11504,282 5107,888 -9526,374 10809,27 4154,104	-7675.309	5959 675 5660,388 1464,886 -5170,500 5620,335 1084,641 -6330,451 0410,486 1435,723 -4339,219 4512,201	4665.169	3799 606	-3305.741 3311.570	2017.281	-2000.411	2388.967	-2161.700 2162.832	-1984,719	-1812 700	-1089.748	-1591.439 1561.854	2000
	Voc = 5.5V (T _A = 25°C)	POWI	2080cm	1249.071	950'025	484.464	196.239	160,238	196.400	73.816	103.031	87.248	69 803	67,843	37.610	45.646	36.546	1700
	= 5.5V	5.3	ZOSC _a)	74.525 7342.992	9023.579	54.673 3828.886		_	_	1987.347	1754.310	1508.002	1444.646	322 500	219.482	131,429 1137,389	990 040	
SSOP ZOSC.,	Ve	WERED ON	208Cs.	6774.525	9257,479 4861,053 5023,579	8054.673	S44.280 -3078.845 3128.584	2536.243	309.867 -2192.584 2214.372	227.540 -1974.267 1987.347	1741.101	188,812 -1569,814 1598,857	1435,713	141.501 -1314.929 1322.520	121,512 -1213,433 1219,482	1131,429	106.381 -1064.481 1070.088	
12336U T		POWE	2080g	2832 878	6257.4TB	720.926 -32	544.280	416.944	209.957	227.840	214.873	169,812	160.401	141.501		116.385	100.381	000000
SOPILMS		SR WWN	10000	1888.234	7545.994	5739.20r	4551.397	3755.044	1206.467		2545 222	2341.923	2117.405	HODE SON	1751.443	1562.555	1548,250	0000000
LMX2335U TSSOP/LMX2336U TS	6	DSC., BUFFER POWERED DOWN	2050,	Ses 563 -11525 20911006.234 2832 879 45	1202,389 5539 167 5667.218 294.460 -7840.302 7845.904	791.970 4218.828 4202.363 206.942 5793.000 9799.207	527 894 3418 RVB 3459 456 197 874 -4547 094 4551 397	161.801 -3781.506 3785.044 416.844 -2536.243 2579.238	319 446 2459 547 2460 086 141 206 3203 351 3006 467	63.505 -2673.501 2560.631	96,109 - 2543,330 - 2545,222 - 214,873 -1741,101 1754,310	89.270 -2349.221 2341.923	68.875 - 2198.258 2187.406 160.401 1435.713 1444.646	81.310 -1926.000 1938.604	130,000 -1340,200 1340,562 46,548 -1750,624 1751,443	38.046 -1902.230 1562.666 116.385 -1	37.202 -1547.816 1548.250	
LMX2	Voc = 3.0V (TA = 25°C)	POWI	-	295 563	294.460	266.942 ·	197.874	161,801	141,226	63.505	96,109	99.270	68.675	81.390	46.548	38.046	37.202	1000
	3 = 3.0V	5 X	1708Cu 209Cu		907.218	2002.363	957 657	MOR 754	990 000		_			_	398.960	1261.349	_	2000
	Va	OSC., BUFFER POWERED ON	#502 100	2291.113 -0000.376 0321.972	3838.167 L	4218.658	9418 878	343.020 -2817.360 2838.754	200 647	228.526 -2179.146 2191.066	211 669 -1932 535 1944 061	153.516 -1752.903 1773.480	163,733 -1560,620,1598,030	148,446 -1463.DT1 14T0.580	1340.206	126.059 -1255.034 1261.349	115.548 -1178.564 1184.632	1000000
		908	2080°	291.113	202,386	791.970	527.694	343.020	319,449	228.526	211.669	010.00	163,739	348.445	130,663	128.089	115.548	
			Foss	5.0 2	7.5	10.0	12.5	15.0	17.5	20.0	22.5	25.0	27.5	30.0	30.5	36.0	37.5	






101367A1

LMX2336U UTCSP OSCin Input Impedance Table

			Voc = 3.0V	Vcc = 3.0V (TA = 25°C)	_				Voc = 5.5V	Vcc = 5.5V (TA = 25°C)		
	0.0	OSC,, BUFFER POWERED UP	e: e.	00	OSC, BUFFER POWERED DOWN	N. N.	Oa	OSC, BUFFER POWERED UP	ar a.	00	OSC, BUFFER POWERED DOWN	N.
Fosc (MHz)	208Ca	1.8 ZOSC _{in} (D)	(508C)	208G _a	18 ZOSC _{in} (Ω)	(c)	208Gs (03)	1m ZOSC ₂ , (Ω)	(D)	208Cs (C0)	1n ZOSC _n (Ω)	(D)
6.0	5918.57	-9897.80	11532.39	1822.62	-19947.73	20030.82	4982.73	-7668.32	9144.98	2478.02	-19591.11	19747.21
7.5	3097.46	-7441,43	8060.35	2238.93	-12114.22	12319.38	2742.97	-6062.16	6653.85	2483.54	-12531.99	12775.71
10.0	1695.22	-5720.83	5966.72	998.16	-9046.84	9101.74	1582.29	-4875.36	5125.70	1064.38	-9063.97	9126.25
12.5	1241.03	-4759.14	4918.29	660.39	-7338.93	7368.58	1150.39	-4034.66	4195.46	621.48	-7679.86	7704.97
15.0	820.55	-3956.33	4039.55	471.57	-6142.40	6160.48	861.48	-3448.80	3554.76	591.34	-6481.87	6508.79
17.5	646.18	-3417.20	3477.76	317.24	-5165.41	5175.14	599.49	-3009.04	3068.18	154.67	-5518.01	5520.17
20.0	520.20	-3006.22	3050.90	223.35	-4567.96	4573.41	491,78	-2647.38	2692.67	120.99	-4867.07	4868.57
22.5	459.63	-2666.05	2705.38	219.57	-4040.96	4046.92	396.64	-2342.62	2375.96	137.85	-4301.63	4303.84
25.0	391.21	-2398.19	2429.89	172.20	-3664.77	3668.81	323.46	-2108.25	2132.92	89.00	-3864.60	3865.62
27.5	348.79	-2210.66	2238.01	169.02	-3291.50	3295.84	312.14	-1920.70	1945.90	114.48	-3476.68	3478.56
30.0	285.07	-1996.71	2016,96	110.02	-3006.42	3007.43	260.59	-1763.82	1782.97	121.11	-3185.26	3187.56
32.5	267.83	-1847.30	1866,61	117,14	-2725.46	2727.97	239.41	-1812.36	1630.02	111.70	-2876.34	2878.50
35.0	252.27	-1719.32	1737.73	114.38	-2558.44	2561.00	222.16	-1503.76	1520.08	115.42	-2690.37	2692.84
37.5	224.94	-1639.80	1655.15	70.31	-2408.64	2409.67	191.46	-1422.88	1435,71	48.06	-2550.41	2550.86
40.0	208.96	-1512.91	1527.27	76.50	-2242.79	2244.09	180.75	-1329.24	1341,47	72.61	-2363.73	2354.85

Charge Pump Current Specification Definitions



I1 = Charge Pump Sink Current at $VD_0 = V_P - \Delta V$

I2 = Charge Pump Sink Current at VD_o = V_P/2

I3 = Charge Pump Sink Current at $VD_0 = \Delta V$

I4 = Charge Pump Source Current at $VD_0 = V_P - \Delta V$

I5 = Charge Pump Source Current at $VD_0 = V_P/2$

I6 = Charge Pump Source Current at $VD_0 = \Delta V$

 $\Delta V = Voltage$ offset from the positive and negative rails. Dependent on the VCO tuning range relative to V_{CC} and GND. Typical values are between 0.5V and 1.0V.

 $\rm V_P$ refers to either $\rm V_P$ RF1 or $\rm V_P$ RF2

VDo refers to either VDo RF1 or VDo RF2

IDo refers to either IDo RF1 or IDo RF2

Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_{o} Vs VD_{o} = \frac{(|I1| - |I3|)}{(|I1| + |I3|)} \times 100\%$$
$$= \frac{(|I4| - |I6|)}{(|I4| + |I6|)} \times 100\%$$

Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch


$$ID_o$$
 SINK Vs ID_o SOURCE =
$$\frac{||2| - ||5|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$$

Charge Pump Output Current Magnitude Variation Vs Temperature

ID_o Vs T_A =
$$\frac{|I_2||_{T_A} - |I_2||_{T_A = 25^{\circ}C}}{|I_2||_{T_A} = 25^{\circ}C} \times 100\%$$
$$= \frac{|I_5||_{T_A} - |I_5||_{T_A = 25^{\circ}C}}{|I_5||_{T_A = 25^{\circ}C}} \times 100\%$$

Test Setups

LMX2335U and LMX2336U Charge Pump Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 charge pump sink current. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. The RF2 charge pump measurement setup is similar to the RF1 charge pump measurement setup. The purpose of this test is to assess the functionality of the RF1 charge pump.

This setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the $f_{\rm IN}$ RF1 pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The $OSC_{\rm in}$ pin is tied to $V_{\rm cc}$. This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the D_o RF1 pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the **Phase Detector Polarity** and **Charge Pump State** states in Code Loader. Similarly, the LOW and HIGH currents can be measured by switching the **Charge Pump Gain's** state between **1X** and **4X** in Code Loader.

Let F_r represent the frequency of the signal applied to the OSC $_{in}$ pin, which is simply zero in this case (DC), and let F_p represent the frequency of the signal applied to the f_{iN} RF1 pin. The phase detector is sensitive to the rising edges of F_r and F_p . Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of F_p is detected. Since F_r has no rising edge, the charge pump continues to sink current indefinitely.


Toggling the **Phase Detector Polarity** state to negative VCO characteristics allows the measurement of the RF1 charge pump source current. Likewise, selecting **TRI-STATE** (TRI-STATE ID $_{\rm o}$ RF1 Bit = 1) for **Charge Pump State** in Code Loader facilitates the measurement of the TRI-STATE current.

The measurements are repeated at different temperatures, namely $T_A = -40$ °C, +25 °C, and +85 °C.

The LMX2335U charge pump test setup is very much similar to the above test setup.

Test Setups (Continued)

LMX2335U and LMX2336U f_{IN} Sensitivity Test Setup



10136740

The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 input sensitivity level. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. The RF2 input sensitivity test setup is similar to the RF1 sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the $f_{\rm IN}$ RF1 input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and the bias voltage is swept from 2.7V to 5.5V. The RF2 PLL is powered down (PWDN RF2 Bit = 1). By means of a signal generator, an RF signal is applied to the $f_{\rm IN}$ RF1 pin. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The OSC $_{\rm in}$ pin is tied to $V_{\rm cc}$. The N value is typically set to 10000 in Code Loader, i.e. RF1 N_CNTRB Word = 156 and RF1 N_CNTRA Word = 16 for PRE RF1 Bit = 0. The feedback divider output is routed to the $F_{\rm o}$ LD pin by selecting the **RF1 PLL N Divider Output** word ($F_{\rm o}$ LD Word = 6 or 14) in Code Loader. A Universal Counter is connected to the $F_{\rm o}$ LD pin and tied to


the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to $f_{\rm IN}$ RF1 / N.

The $f_{\rm IN}$ RF1 input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_{\rm A} = -40\,^{\circ}{\rm C}$, $+25\,^{\circ}{\rm C}$, and $+85\,^{\circ}{\rm C}$. Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the $f_{\rm IN}$ RF1 input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the $f_{\rm IN}$ RF1 input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF1 PLL loses lock.

The LMX2335U $f_{\rm IN}$ sensitivity test setup is very much similar to the above test setup.

Test Setups (Continued)

LMX2335U and LMX2336U OSC_{in} Sensitivity Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's OSC $_{in}$ buffer sensitivity level. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. This setup is similar to the f_{IN} sensitivity setup except that the signal generator is now connected to the OSC $_{in}$ pin and both f_{IN} pins are tied to V_{CC} . The 51 Ω shunt resistor matches the OSC $_{in}$ input to the signal generator. The R counter is typically set to 1000, i.e. RF1 R_CNTR Word = 1000 or RF2 R_CNTR Word = 1000. The reference divider output is routed to the F_{o} LD pin by selecting the **RF1 PLL R Divider Output** word (F_{o} LD Word = 2 or 10) or the **RF2 PLL R Divider Output** word (F_{o} LD Word = 1 or 9) in Code Loader. Similarly, a Universal


Counter is connected to the $\rm F_oLD$ pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to $\rm OSC_{in}/$ RF1 R_CNTR or $\rm OSC_{in}/$ RF2 R_CNTR.

Again, V_{CC} is swept from 2.7V to 5.5V. The OSC_{in} input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_A = -40^{\circ}\text{C}$, $+25^{\circ}\text{C}$, and $+85^{\circ}\text{C}$. Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

The LMX2335U OSC_{in} sensitivity test setup is very much similar to the above test setup.

Test Setups (Continued)

LMX2335U and LMX2336U f_{IN} Impedance Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 input impedance. The RF2 input impedance and reference oscillator impedance setups are very much similar. The same setup is used for a LMX2336TMEB Evaluation Board. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.

To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF1 OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX2336U device's RF1 synthesizer is from 100 MHz to 2000 MHz. The standards will be located down the length of the RF1 OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it must be included in the calibration. Although not shown, 0 Ω resistors are used to complete the RF1 OUT transmission line (trace).


To implement an **open** standard, the end of the RF1 OUT trace is simply left open. To implement a **short** standard, a 0 Ω resistor is placed at the end of the RF1 OUT transmission line. Last of all, to implement a **matched load** standard, two 100 Ω resistors in parallel are placed at the end of the RF1 OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S $_{11}$ parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to $V_{\rm CC}$ and the bias voltage is swept from 2.7V to 5.5V. The ${\sf OSC_{in}}$ pin is tied to the ground plane. Alternatively, the ${\sf OSC_{in}}$ pin can be tied to $V_{\rm CC}$. In this setup, the complementary input $(\overline{f_{\rm IN}}$ RF1) is AC coupled to ground. With the Network Analyzer still connected to RF1 OUT, the measured $f_{\rm IN}$ RF1 impedance is displayed.

Note: The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF1 Bit = 0 or PWDN RF2 Bit = 0), and when the oscillator buffer is powered down (PWDN RF1 Bit = 1 and PWDN RF2 Bit = 1).

The LMX2335U $f_{\rm IN}$ impedance test setup is very much similar to the above test setup. Note that there are no complementary inputs in the LMX2335U device.

LMX2335U and LMX2336U Serial Data Input Timing



Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2335U or LMX2336U, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, F_r, is then presented to the input of a phase/frequency detector and compared with the feedback signal, F_p , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/frequency detector measures the phase error between the F_r and F_p signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF1 and RF2 PLLs is provided from an external reference via the OSC_{in} pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 $V_{\rm PP}$. The reference buffer circuit has an approximate $V_{\rm CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the OSC_{in} pin is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC_{in} , by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\phi RF1}$ or $F_{\phi BF2}$) of 10 MHz is not exceeded.

The RF1 and RF2 reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF1 and RF2 reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

1.3 PRESCALERS

The $f_{\rm IN}$ RF1 ($f_{\rm IN}$ RF2) and $\overline{f_{\rm IN}}$ RF1 ($\overline{f_{\rm IN}}$ RF2) input pins of the LMX2336U device drives the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modular content.

lus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The complementary inputs of both the RF1 and RF2 synthesizers can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 64/65 or a 128/129 prescale ratio can be selected for the both the RF1 and RF2 synthesizers. On the other hand, the LMX2335U PLL is only intended for single ended operation. Similarly, a 64/65 or a 128/129 prescale ratio can be selected for both the RF1 and RF2 synthesizers.

1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal $f_{\rm IN}$ by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\varphi RF1}$ or $F_{\varphi RF2}$) of 10 MHz is not exceeded.

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF1 N_CNTRA counter and RF2 N_CNTRA counter are both 7-bit CMOS swallow counters, programmable from 0 to 127. The RF1 N_CNTRB and RF2 N_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if $N \ge P * (P-1)$, where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N_CNTRB \geq N_CNTRA). Refer to **Sections** 2.5.1, 2.5.2, 2.7.1 and 2.7.2 for details on how to program the N_CNTRA and N_CNTRB counters. The following equations are useful in determining and programming a particular value of N:

 $N = (P \times N_CNTRB) + N_CNTRA$

 $f_{IN} = N \times F_{\phi}$

Definitions:

 F_{ϕ} : RF1 or RF2 phase detector comparison

frequency

f_{IN}: RF1 or RF2 input frequency N_CNTRA: RF1 or RF2 A counter value N_CNTRB: RF1 or RF2 B counter value

P: Preset modulus of the dual modulus

prescaler

LMX2335U RF1 synthesizer: P = 64 or 128 LMX2336U RF1 synthesizer: P = 64 or 128 LMX2335U RF2 synthesizer: P = 64 or 128 LMX2336U RF2 synthesizer: P = 64 or 128


1.0 Functional Description (Continued)

1.5 PHASE/FREQUENCY DETECTORS

The RF1 and RF2 phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF1 and RF2 phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the PD_POL RF1 or PD_POL RF2 control bits, de-

pending on whether the RF1 or RF2 VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.6.2** for more details. The phase/frequency detectors have a detection range of -2π to $+2\pi$. The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the Do RF1 or Do RF2 pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD_POL RF1 or PD_POL RF2 = 1.
- F_r is the phase detector input from the reference divider (R counter).
- 4. F_p is the phase detector input from the programmable feedback divder (N counter).
- 5. Do refers to either the RF1 or RF2 charge pump output.

1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards $V_{\rm P}$ RF1 or $V_{\rm P}$ RF2 during pump-up events and towards GND during pump-down events. When locked, $D_{\rm o}$ RF1 or $D_{\rm o}$ RF2 are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the $ID_{\rm o}$ RF1 or $ID_{\rm o}$ RF2 control bits.

1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in Section 2.0 Programming Description.

1.8 MULTI-FUNCTION OUTPUTS

The F_oLD output pin is a multi-function output that can be configured as the RF1 FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The F_oLD control word is used to select the desired output function. When the PLL is in powerdown mode, the F_oLD output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8 F_oLD**.

1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the F_oLD output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF1 and RF2 synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to $\bf Section~2.8~F_oLD$ for details on how to program the different lock detect options.

1.0 Functional Description (Continued)

1.8.2 Open Drain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aguisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (IDo RF1 Bit = 0) in the steady state mode, to 3.8 mA (ID_o RF1 Bit = 1) in Fastlock. When the F_o LD output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 FoLD for details on how to configure the FoLD output to an open drain Fastlock output.

1.8.3 Counter Reset

Three separate counter reset functions are provided. When the F_oLD is programmed to **Reset RF2 Counters**, both the RF2 feedback divider and the RF2 reference divider are held at their load point. When the **Reset RF1 Counters** is programmed, both the RF1 feedback divider and the RF1 reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8 F_oLD** for more details.

1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate F_oLD word. This is essential when performing OSC_{in} or f_{iN} sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8** F_oLD for more details on how to route the appropriate divider output to the F_oLD pin.

1.9 POWER CONTROL

Each synthesizer in the LMX2335U or LMX2336U is individually power controlled by device powerdown bits. The powerdown word is comprised of the PWDN RF1 (PWDN RF2) bit, in conjuction with the TRI-STATE ID $_{\rm o}$ RF1 (TRI-STATE ID $_{\rm o}$ RF2) bit. The powerdown control word is used to set the operating mode of the device. Refer to Sections 2.4.4, 2.5.4, 2.6.4, and 2.7.4 for details on how to program the RF1 or RF2 powerdown bits.

When either the RF1 synthesizer or the RF2 synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The D_o RF1 (D_o RF2), f_{IN} RF1 (f_{IN} RF2), and $\overline{f_{IN}}$ RF1 ($\overline{f_{IN}}$ RF2) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF1 and RF2 synthesizers are powered down. The OSC_{in} pin is forced to a HIGH state through an approximate 100 $\mbox{k}\Omega$ resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

Synchronous Powerdown Mode

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

Asynchronous Powerdown Mode

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID _o	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

Notes

- 1. TRI-STATE $\rm ID_o$ refers to either the TRI-STATE $\rm ID_o$ RF1 or TRI-STATE $\rm ID_o$ RF2 bit .
- 2. PWDN refers to either the PWDN RF1 or PWDN RF2 bit.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit *Data[19:0] Field* and a 2-bit *Address[1:0] Field* as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in **Section 2.3 CONTROL REGISTER CONTENT MAP**.

MSB			LSB
	Data[19:0]		Address[1:0]
21		2	1 0

2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Address[1:0]		Target
Field		Register
0	0	RF2 R
0	1	RF2 N
1	0	RF1 R
1	1	RF1 N

2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

Reg.	Reg. Most Significant Bit	Significa	int Bit							SHIF	SHIFT REGISTER BIT LOCATION	TER BI	T LOCA	TION						Least (Least Significant Bit	ant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	ဗ	2	-	0
										Data	Data Field										Address	ess.
																					Field	pļ
RF2 R	F _o LDC	F _o LD0 F _o LD2 TRI- STATE ID _o	TRI- STATE ID _o	ID _o RF2	PD_ POL RF2							RF2 F	RF2 R_CNTR[14:0]	[14:0]							0	0
RF2	RF2 PWDN	PRE																				
z	RF2	RF2				Ä	RF2 N_CNTRB[10:0]	ITRB[10	<u>:</u> 0]							RF2 N	RF2 N_CNTRA[6:0]	3A[6:0]			0	-
RF1	RF1 F ₀ LD1 F ₀ LD3 TRI-	F _o LD3	TBI-	ω	PD_																	
œ			STATE ID _o RF1	PF1	POL RF1							RF1 F	RF1 R_CNTR[14:0]	[14:0]							-	0
RFI	PWDN	I PRE																				
z	RF1	RF1				Ä	RF1 N_CNTRB[10:0]	ITRB[10	.o]							RF1 N	RF1 N_CNTRA[6:0]	3A[6:0]			-	-

2.4 RF2 R REGISTER

The RF2 R register contains the RF2 R_CNTR, PD_POL RF2, ID $_{\rm o}$ RF2, and TRI-STATE ID $_{\rm o}$ RF2 control words, in addition to two bits that compose the F $_{\rm o}$ LD control word. The detailed description and programming information for each control word is discussed in the following sections. RF2 R_CNTR[14:0]

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	TER E	BIT LO	CATI	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							,	•	,	Doto	Field			•	•	•	•	•	•	•	Add	ress
										Data	rieia										Fie	eld
		TRI-																				
RF2	E 1 D0		STATE	IDo	PD_ POL						F	RF2 R	CNT	R[14:0	01						0	0
R	F _o LD0	F ₀ LD2	IDo	RF2	RF2						•	=	_0		~1							
			RF2		nr2																	

2.4.1 RF2 R_CNTR[14:0] RF2 SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF2 R[2:16]

The RF2 reference divider (RF2 R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio							RF2 F	R_CNTF	R[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


2.4.2 PD_POL RF2 RF2 SYNTHESIZER PHASE DETECTOR POLARITY

RF2 R[17]

The PD_POL RF2 bit is used to control the RF2 synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fund	ction
			0	1
PD_POL RF2	RF2 R[17]	RF2 Phase Detector Polarity	RF2 VCO Negative Tuning Characteristics	RF2 VCO Positive Tuning Characteristics

RF2 VCO Characteristics



2.4.3 ID_o RF2 RF2 SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF2 R[18]

The ${\rm ID_o}$ RF2 bit controls the RF2 synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o RF2	RF2 R[18]	RF2 Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

2.4.4 TRI-STATE ID₀ RF2 RF2 SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF2 R[19]

The TRI-STATE ID_o RF2 bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o RF2 bit.

Furthermore, the TRI-STATE ${\rm ID_o}$ RF2 bit operates in conjuction with the PWDN RF2 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
TRI-STATE ID _o RF2	RF2 R[19]	RF2 Charge Pump	RF2 Charge Pump	RF2 Charge Pump
		TRI-STATE Current	Normal Operation	Output in High
				Impedance State

2.5 RF2 N REGISTER

The RF2 N register contains the RF2 N_CNTRA, RF2 N_CNTRB, PRE RF2, and PWDN RF2 control words. The RF2 N_CNTRA and RF2 N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER B	BIT LC	CATI	ON				Leas	t Sigr	nificai	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data Field Addres Field																					
RF2 N	PWDN RF2	PRE RF2				RF2	N_CN	ITRB[10:0]						F	RF2 N	_CNT	RA[6:0	0]		0	1

2.5.1 RF2 N_CNTRA[6:0] RF2 SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF2 N[2:8]

The RF2 N_CNTRA control word is used to setup the RF2 synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF2 N_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio			R	F2 N_CNTRA[6:	0]		
	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

2.5.2 RF2 N_CNTRB[10:0] RF2 SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) RF2 N[9:19]

The RF2 N_CNTRB control word is used to setup the RF2 synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF2 N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide					RF2	N_CNTRB	[10:0]				
Ratio	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

2.5.3 PRE RF2

RF2 SYNTHESIZER PRESCALER SELECT

RF2 N[20]

The RF2 synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Fund	ction
			0	1
PRE RF2	RF2 N[20]	RF2 Prescaler Select	64/65 Prescaler	128/129 Prescaler
			Selected	Selected

2.5.4 PWDN RF2 RF2 SYNTHESIZER POWERDOWN

RF2 N[21]

The PWDN RF2 bit is used to switch the RF2 PLL between a powered up and powered down mode.

Furthermore, the PWDN RF2 bit operates in conjuction with the TRI-STATE ${\rm ID_o}$ RF2 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
PWDN RF2	RF2 N[21]	RF2 Powerdown	RF2 PLL Active	RF2 PLL Powerdown

2.6 RF1 R REGISTER

The RF1 R register contains the RF1 R_CNTR, PD_POL RF1, $\rm ID_o$ RF1, and TRI-STATE $\rm ID_o$ RF1 control words, in addition to two bits that compose the $\rm F_oLD$ control word. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER E	BIT LC	CATI	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	•					Doto	Field			•	•	•	•	•	•	•	Add	ress
										Dala	rieia										Fie	eld
RF1			TRI-																			
R		;	STATE	ID _o	PD_						-)E4 D	CNIT	D[1.4.	21							
	F ₀ LD1	F _o LD3	IDo	RF1	POL						Г	RF1 R	_CIV I	Ի լ 14.0	J						'	0
			RF1		RF1																	

2.6.1 RF1 R_CNTR[14:0] RF1 SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF1 R[2:16]

The RF1 reference divider (RF1 R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio		RF1 R_CNTR[14:0]													
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


2.6.2 PD_POL RF1 RF1 SYNTHESIZER PHASE DETECTOR POLARITY

RF1 R[17]

The PD_POL RF1 bit is used to control the RF1 synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Function	
			0	1
PD_POL RF1	RF1 R[17]	RF1 Phase Detector	RF1 VCO Negative	RF1 VCO Positive
		Polarity	Tuning	Tuning
			Characteristics	Characteristics

RF1 VCO Characteristics



2.6.3 ID_o RF1

RF1 SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF1 R[18]

The ID_o RF1 bit controls the RF1 synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Function		
			0	1	
ID _o RF1	RF1 R[18]	RF1 Charge Pump	LOW	HIGH	
		Current Gain	0.95 mA	3.80 mA	

2.6.4 TRI-STATE ID. RF1 RF1 SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF1 R[19]

The TRI-STATE ID_o RF1 bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o RF1 bit.

Furthermore, the TRI-STATE ID_o RF1 bit operates in conjuction with the PWDN RF1 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
TRI-STATE ID _o RF1	RF1 R[19]	RF1 Charge Pump	RF1 Charge Pump	RF1 Charge Pump
		TRI-STATE Current	Normal Operation	Output in High
				Impedance State

2.7 RF1 N REGISTER

The RF1 N register contains the RF1 N_CNTRA, RF1 N_CNTRB, PRE RF1, and PWDN RF1 control words. The RF1 N_CNTRA and RF1 N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Signifi													t Sigr	nificar	nt Bit
	21	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2											1	0		
		Data Field A												ress eld		
RF1	PWDN PRE RF1 N_CNTRB[10:0] RF1 N_CNTRA[6:0]											1	1			

2.7.1 RF1 N_CNTRA[6:0] RF1 SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF1 N[2:8]

The RF1 N_CNTRA control word is used to setup the RF1 synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF1 N_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio		RF1 N_CNTRA[6:0]										
	6	5	4	3	2	1	0					
0	0	0	0	0	0	0	0					
1	0	0	0	0	0	0	1					
•	•	•	•	•	•	•	•					
127	1	1	1	1	1	1	1					

2.7.2 RF1 N_CNTRB[10:0] RF1 SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) RF1 N[9:19]

The RF1 N_CNTRB control word is used to setup the RF1 synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF1 N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF1 N_CNTRB[10:0]										
Ratio	10	9	8	7	6	5	4	3	2	1	0	
3	0	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1	

2.7.3 PRE RF1

RF1 SYNTHESIZER PRESCALER SELECT

RF1 N[20]

The RF1 synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Function		
			0	1	
PRE RF1	RF1 N[20]	RF1 Prescaler Select	64/65 Prescaler Selected	128/129 Prescaler Selected	

2.7.4 PWDN RF1 RF1 SYNTHESIZER POWERDOWN

RF1 N[21]

The PWDN RF1 bit is used to switch the RF1 PLL between a powered up and powered down mode.

Furthermore, the PWDN RF1 bit operates in conjuction with the TRI-STATE ${\rm ID_o}$ RF1 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
PWDN RF1	RF1 N[21]	RF1 Powerdown	RF1 PLL Active	RF1 PLL Powerdown	

2.8 F_oLD[3:0]

MULTI-FUNCTION OUTPUT SELECT


[RF1 R[20], RF2 R[20], RF1 R [21], RF2 R[21]]

The F_oLD control word is used to select which signal is routed to the F_oLD pin.


F _o LD3	F _o LD2	F _o LD1	F _o LD0	F _o LD Output State
0	0	0	0	LOW Logic State Output
0	0	0	1	RF2 PLL R Divider Output, Push-Pull Output
0	0	1	0	RF1 PLL R Divider Output, Push-Pull Output
0	0	1	1	Open Drain Fastlock Output
0	1	0	0	RF2 PLL Analog Lock Detect, Push-Pull Output
0	1	0	1	RF2 PLL N Divider Output, Push-Pull Output
0	1	1	0	RF1 PLL N Divider Output, Push-Pull Output
0	1	1	1	Reset RF2 Counters, LOW Logic State Output
1	0	0	0	RF1 Analog Lock Detect, Push-Pull Output
1	0	0	1	RF2 PLL R Divider Output, Push-Pull Output
1	0	1	0	RF1 PLL R Divider Output, Push-Pull Output
1	0	1	1	Reset RF1 Counters, LOW Logic State Output
1	1	0	0	RF1 and RF2 Analog Lock Detect, Push-Pull Output
1	1	0	1	RF2 PLL N Divider Output, Push-Pull Output
1	1	1	0	RF1 PLL N Divider Output, Push-Pull Output
1	1	1	1	Reset All Counters, LOW Logic State Output

Physical Dimensions inches (millimeters) unless otherwise noted 7.72 TYP. 4.16 TYP. DIMENSIONS METRIC ONLY (1.78 TYP 5.0 **±** 0.1 0.42 TYP - 0.65 TYP LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 0.25 4.4 ± 0.1 -B-3.2 SEATING PLANE 0.6 ± 0.1 DETAIL A TYPICAL, SCALE: 40X □ 0.2 C B A ALL LEAD TIPS SEE DETAIL A PIN #1 IDENT. - (0.90) △ 0.1 C ALL LEAD TIPS -C-0.65 TYP 0.09-0.20 TYP 0.10 ± 0.05 TYP 0.19 - 0.30 TYP 0.13 M A B S c (S) MTC16 (REV C)


16-Pin Thin Shrink Small Outline Package (TM) NS Package Number MTC16




20-Pin Thin Shrink Small Outline Package (TM) NS Package Number MTC20



RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS






DIMENSIONS ARE IN MILLIMETERS


SLB16A (Rev B)

16-Pin Chip Scale Package (SLB) NS Package Number SLB16A




DIMENSIONS ARE IN MILLIMETERS


RECOMMENDED LAND PATTERN 1:1 RATIO WITH PACKAGE SOLDER PADS



24-Pin Chip Scale Package (SLB) **NS Package Number SLB24A**



DIMENSIONS ARE IN MILLIMETERS RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS



20-Pin Ultra Thin Chip Scale Package (SLE) **NS Package Number SLE20A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group

Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Japan Ltd.

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507