

LMX2330U/LMX2331U/LMX2332U PLLatinum™ Ultra Low Power Dual Frequency **Synthesizer for RF Personal Communications** LMX2330U 2.5 GHz/600 MHz 2.0 GHz/600 MHz LMX2331U LMX2332U 1.2 GHz/600 MHz

General Description

The LMX233xU devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX233xU devices are designed for use as RF and IF local oscillators for dual conversion radio transceivers.

A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler. Using a proprietary digital phase locked loop technique, the LMX233xU devices generate very stable, low noise control signals for RF and IF voltage controlled oscillators. Both the RF and IF synthesizers include a two-level programmable charge pump. The RF synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three-wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX233xU family features ultra low current consumption:

LMX2330U (2.5 GHz)—3.3 mA, LMX2331U (2.0 GHz) —2.9 mA, LMX2332U (1.2 GHz)—2.5 mA at 3.0V.

The LMX233xU devices are available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP surface mount plastic packages.

Features

- Ultra Low Current Consumption
- Upgrade and Compatible to LMX233xL Family
- 2.7V to 5.5V Operation
- Selectable Synchronous or Asynchronous Powerdown Mode:

 $I_{CC-PWDN} = 1 \mu A typical$

■ Selectable Dual Modulus Prescaler:


LMX2330U RF: 32/33 or 64/65 LMX2331U RF: 64/65 or 128/129 RF: 64/65 or 128/129 LMX2332U LMX2330U/31U/32U IF: 8/9 or 16/17

- Selectable Charge Pump TRI-STATE® Mode
- Programmable Charge Pump Current Levels RF and IF: 0.95 or 3.8 mA
- Selectable Fastlock[™] Mode for the RF Synthesizer
- Push-Pull Analog Lock Detect Output
- Available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin **UTCSP**


Applications

- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners

Thin Shrink Small Outline Package (MTC20)



Chip Scale Package (SLB24A)




10136681

Ultra Thin Chip Scale Package (SLE20A)




PLLatinum™ is a trademark of National Semiconductor Corporation

Functional Block Diagram




Connection Diagrams


Chip Scale Package (SLB) (Top View)



Thin Shrink Small Outline Package (TM) (Top View)



Ultra Thin Chip Scale Package (SLE) (Top View)



Pin Descriptions


Pin Name	Pin No. 20-Pin UTCSP	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
V _{cc}	20	24	1	_	Power supply bias for the RF PLL analog and digital circuits. V _{CC} may range from 2.7V to 5.5V. Bypass capacitors should be
					placed as close as possible to this pin and be connected directly to the ground plane.
V _P RF	1	2	2	_	RF PLL charge pump power supply. Must be \geq V _{CC} .
D _o RF	2	3	3	0	RF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
GND	3	4	4	_	Ground for the RF PLL digital circuitry.
f _{IN} RF	4	5	5	I	RF PLL prescaler input. Small signal input from the VCO.

Pin Descriptions (Continued)

Name	Pin No. 20-Pin UTCSP	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
f _{IN} RF	5	6	6	I	RF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU RF PLL can be driven differentially when the bypass capacitor is omitted.
GND	6	7	7	_	Ground for the RF PLL analog circuitry.
OSC _{in}	7	8	8	I	Reference oscillator input. The input has an approximate $V_{\rm CC}/2$ threshold and can be driven from an external CMOS or TTL logic gate.
GND	8	10	9	1	Ground for the IF PLL digital circuits, MICROWIRE™, F _o LD, and oscillator circuits.
F _o LD	9	11	10	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF/IF PLL push-pull analog lock detect output, N and R divider output or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	10	12	11	Ι	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	11	14	12	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data. The MSB of Data is shifted in first. The last two bits are the control bits.
LE	12	15	13	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift register is loaded into one of 4 internal control registers.
GND	13	16	14		Ground for the IF PLL analog circuitry.
f _{IN} IF	14	17	15	I	IF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU IF PLL can be driven differentially when the bypass capacitor is omitted.
f _{IN} IF	15	18	16	I	IF PLL prescaler input. Small signal input from the VCO.
GND	16	19	17		Ground for the IF PLL digital circuitry, MICROWIRE, F _o LD, and oscillator circuits.
D _o IF	17	20	18	0	IF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V _P IF	18	22	19		IF PLL charge pump power supply. Must be $\geq V_{CC}$.
V _{cc}	19	23	20	_	Power supply bias for the IF PLL analog and digital circuits, MICROWIRE, F _o LD, and oscillator circuits. V _{CC} may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC	Х	1, 9, 13, 21	Х	_	No connect.

Ordering Information

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2330USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2330USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2330UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2330UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2331USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2331USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2331UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2331UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20
LMX2332USLEX	-40°C to +85°C	Ultra Thin Chip Scale Package (UTCSP) Tape and Reel	2500 Units Per Reel	SLE20A
LMX2332USLBX	-40°C to +85°C	Chip Scale Package (CSP) Tape and Reel	2500 Units Per Reel	SLB24A
LMX2332UTM	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP)	73 Units Per Rail	MTC20
LMX2332UTMX	-40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Tape and Reel	2500 Units Per Reel	MTC20



Notes:

- 1. A 64/65 or 128/129 prescaler ratio can be selected for the LMX2331U and LMX2332U RF synthesizers. A 32/33 or 64/65 prescaler ratio can be selected for the LMX2330U RF synthesizer.
- 2. V_{CC} supplies power to the RF and IF prescalers, RF and IF feedback dividers, RF and IF reference dividers, RF and IF phase detectors, the OSC_{in} buffer, MICROWIRE, and F_oLD circuitry.
- 3. V_P RF and V_P IF supply power to the charge pumps. They can be run separately as long as V_P RF \geq V_{CC} and V_P IF \geq V_{CC} .

Absolute Maximum Ratings (Notes 1,

2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \text{V}_{\text{P}} \text{ RF to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \text{V}_{\text{P}} \text{ IF to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \end{array}$

Voltage on any pin to GND (V_I)

 $\begin{array}{lll} \text{V}_{\text{I}} \text{ must be} < +6.5\text{V} & -0.3\text{V to V}_{\text{CC}} + 0.3\text{V} \\ \text{Storage Temperature Range (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Lead Temperature (solder 4 s) (T}_{\text{L}}) & +260^{\circ}\text{C} \\ \text{TSSOP } \theta_{\text{JA}} \text{ Thermal Impedance} & 114.5^{\circ}\text{C/W} \\ \text{CSP } \theta_{\text{JA}} \text{ Thermal Impedance} & 112^{\circ}\text{C/W} \\ \end{array}$

Recommended Operating Conditions (Note 1)

Power Supply Voltage

 V_{CC} to GND +2.7V to +5.5V V_{P} RF to GND V_{CC} to +5.5V V_{P} IF to GND V_{CC} to +5.5V Operating Temperature (T_{A}) -40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

Electrical Characteristics

 $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

Cumbal	Davama	.tou	Conditions		Value		Units
Symbol	Parame	eter	Conditions	Min	Тур	Max	Units
I _{CC} PARAM	ETERS						
I _{CCRF + IF}	Power Supply	LMX2330U	Clock, Data and LE = GND		3.3	4.3	mA
	Current, RF + IF Synthesizers	LMX2331U			2.9	3.8	mA
		LMX2332U	PWDN IF Bit = 0		2.5	3.3	mA
I _{CCRF}	Power Supply	LMX2330U	Clock, Data and LE = GND		2.3	3.0	mA
	Current, RF Synthesizer Only	LMX2331U			1.9	2.5	mA
		LMX2332U	PWDN IF Bit = 1		1.5	2.0	mA
I _{CCIF}	Power Supply Current, IF Synthesizer Only	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 0		1.0	1.3	mA
I _{CC-PWDN}	Powerdown Current	LMX233xU	Clock, Data and LE = GND OSC _{in} = GND PWDN RF Bit = 1 PWDN IF Bit = 1		1.0	10.0	μА
RF SYNTHE	SIZER PARAMETERS	1				1	
f _{IN} RF	RF Operating	LMX2330U		500		2500	MHz
	Frequency	LMX2331U		200		2000	MHz
		LMX2332U		100		1200	MHz
N _{RF}	RF N Divider Range		Prescaler = 32/33 (Note 4)	96		65631	
			Prescaler = 64/65 (Note 4)	192		131135	
			Prescaler = 128/129 (Note 4)	384		262143	
R _{RF}	RF R Divider Range			3		32767	†
$F_{\phi RF}$	RF Phase Detector Fr	requency				10	MHz

Electrical Characteristics (Continued) $V_{CC} = V_P \text{ RF} = V_P \text{ IF} = 3.0 \text{V}, -40 ^{\circ}\text{C} \le T_A \le +85 ^{\circ}\text{C}, \text{ unless otherwise specified}$

Symbol	Por	ameter	Conditions		Value		Units
Syllibol	Paid	imeter	Conditions	Min	Тур	Max	Ullits
	SIZER PARAMETE	RS					
Pf _{IN} RF	RF Input Sensitivit	у	$2.7V \le V_{CC} \le 3.0V$	-15		0	dBm
			(Note 5)				
			$3.0 < V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				
$\mathrm{ID}_{\mathrm{o}}\mathrm{RF}$	RF Charge Pump	Output Source	VD_o RF = V_P RF/2		-0.95		mA
SOURCE	Current		ID _o RF Bit = 0				
			(Note 6)				
			VD_o RF = V_P RF/2		-3.80		mA
			ID _o RF Bit = 1				
			(Note 6)				
$\mathrm{ID}_\mathrm{o}\mathrm{RF}$	RF Charge Pump	Output Sink Current	VD_o RF = V_P RF/2		0.95		mA
SINK			ID _o RF Bit = 0				
			(Note 6)				
			VD_o RF = V_P RF/2		3.80		mA
			ID _o RF Bit = 1				
			(Note 6)				
${\rm ID_o}$ RF	RF Charge Pump	Output TRI-STATE	$0.5V \le VD_o RF \le V_P RF - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current		(Note 6)				
ID₀ RF	RF Charge Pump	Output Sink Current	$VD_o RF = V_P RF/2$		3	10	%
SINK	Vs Charge Pump	Output Source	$T_A = +25^{\circ}C$				
Vs	Current Mismatch		(Note 7)				
${\rm ID_o}$ RF							
SOURCE							
$\mathrm{ID}_{\mathrm{o}}\mathrm{RF}$	RF Charge Pump	Output Current	$0.5V \le VD_o RF \le V_P RF - 0.5V$		10	15	%
Vs	Magnitude Variation	on Vs Charge Pump	$T_A = +25^{\circ}C$				
VD₀ RF	Output Voltage		(Note 7)				
$\mathrm{ID}_\mathrm{o}\mathrm{RF}$	RF Charge Pump	Output Current	VD_o RF = V_P RF/2		10		%
Vs	Magnitude Variation	on Vs Temperature	(Note 7)				
T _A							
IF SYNTHES	SIZER PARAMETE	RS					
f _{IN} IF	IF Operating	LMX2330U		45		600	MHz
	Frequency	LMX2331U		45		600	MHz
		LMX2332U		45		600	MHz
N _{IF}	IF N Divider Rang	e	Prescaler = 8/9	24		16391	
			(Note 4)				
			Prescaler = 16/17	48		32767	
			(Note 4)				
R _{IF}	IF R Divider Rang	e		3		32767	1
F _{olf}	IF Phase Detector	Frequency				10	MHz
Pf _{IN} IF	IF Input Sensitivity		$2.7V \le V_{CC} \le 5.5V$	-10		0	dBm
· II N · · ·			(Note 5)				

Electrical Characteristics (Continued) $V_{CC} = V_P$ RF = V_P IF = 3.0V, -40°C $\leq T_A \leq +85$ °C, unless otherwise specified

Symbol	Parameter	Conditions		Value		Units
		Conditions	Min	Тур	Max	Office
	SIZER PARAMETERS					
ID _o IF	IF Charge Pump Output Source	VD_o IF = V_P IF/2		-0.95		mA
SOURCE	Current	$ID_o IF Bit = 0$				
		(Note 6)				<u> </u>
		VD_o IF = V_P IF/2		-3.80		mA
		ID _o IF Bit = 1				
ID IE	IF Charge Pump Output Sink Current	(Note 6) $VD_o IF = V_P IF/2$		0.05		mΛ
ID _o IF SINK	The Charge Pump Output Sink Current	ID_o IF Bit = 0		0.95		mA
Olivic		(Note 6)				
		VD_0 IF = V_P IF/2		3.80		mA
		ID _o IF Bit = 1		0.00		""
		(Note 6)				
ID _o IF	IF Charge Pump Output TRI-STATE	$0.5V \le VD_o \text{ IF} \le V_P \text{ IF} - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current	(Note 6)				
ID _o IF	IF Charge Pump Output Sink Current	VD _o IF = V _P IF/2		3	10	%
SINK	Vs Charge Pump Output Source	T _A = +25°C				
Vs	Current Mismatch	(Note 7)				
ID _o IF						
SOURCE						
$ID_o IF$	IF Charge Pump Output Current	$0.5V \le VD_o \text{ IF} \le V_P \text{ IF} - 0.5V$		10	15	%
Vs	Magnitude Variation Vs Charge Pump	$T_A = +25^{\circ}C$				
VD _o IF	Output Voltage	(Note 7)				
ID _o IF	IF Charge Pump Output Current	VD_o IF = V_P IF/2		10		%
Vs	Magnitude Variation Vs Temperature	(Note 7)				
T _A						
	PR PARAMETERS	T			1	T
Fosc	Oscillator Operating Frequency		2		40	MHz
V _{OSC}	Oscillator Sensitivity	(Note 8)	0.5		V _{CC}	V _{PP}
losc	Oscillator Input Current	$V_{OSC} = V_{CC} = 5.5V$			100	μA
		$V_{OSC} = 0V, V_{CC} = 5.5V$	-100			μA
	FERFACE (Data, LE, Clock, F _o LD)				1	
V _{IH}	High-Level Input Voltage		0.8 V _{CC}			V
V _{IL}	Low-Level Input Voltage				0.2 V _{CC}	V
I _{IH}	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA
I _{IL}	Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μΑ
V_{OH}	High-Level Output Voltage	$I_{OH} = -500 \mu A$	V _{CC} -			V
			0.4			
V _{OL}	Low-Level Output Voltage	I _{OL} = 500 μA			0.4	V
MICROWIRE	INTERFACE					
t _{CS}	Data to Clock Set Up Time	(Note 9)	50			ns
t _{CH}	Data to Clock Hold Time	(Note 9)	10			ns
t _{CWH}	Clock Pulse Width HIGH	(Note 9)	50			ns
t _{CWL}	Clock Pulse Width LOW	(Note 9)	50			ns
t _{ES}	Clock to Load Enable Set Up Time	(Note 9)	50			ns
t _{EW}	Latch Enable Pulse Width	(Note 9)	50			ns

Electrical Characteristics (Continued) $V_{CC} = V_P \text{ RF} = V_P \text{ IF} = 3.0 \text{V}, -40 ^{\circ}\text{C} \le T_A \le +85 ^{\circ}\text{C}, \text{ unless otherwise specified}$

Symbol	Paramet	or	Conditions		Value		Units
Symbol	raiamet	CI	Conditions	Min	Тур	Max	Office
PHASE NO	ISE CHARACTERISTICS	6					
L _N (f) RF	RF Synthesizer Norma	lized Phase	TCXO Reference Source		-212.0		dBc/
	Noise Contribution		ID _o RF Bit = 1				Hz
	(Note 10)						
L(f) RF	RF Synthesizer Single	LMX2330U	f _{IN} RF = 2450 MHz		-77.24		dBc/
	Side Band Phase		f = 1 kHz Offset				Hz
	Noise Measured		$F_{\phi RF} = 200 \text{ kHz}$				
			Loop Bandwidth = 7.5 kHz				
			N = 12250				
			F _{OSC} = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID _o RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				
		LMX2331U	f _{IN} RF = 1960 MHz		-79.18		dBc
			f = 1 kHz Offset				Hz
			$F_{\phi BF} = 200 \text{ kHz}$				
			Loop Bandwidth = 15 kHz				
			N = 9800				
			F _{OSC} = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID _o RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				
		LMX2332U	f _{IN} RF = 900 MHz		-85.94		dBc
			f = 1 kHz Offset				Hz
			$F_{\phi BF} = 200 \text{ kHz}$				
			Loop Bandwidth = 12 kHz				
			N = 4500				
			F _{OSC} = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID _o RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				

Electrical Characteristics (Continued)

 $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise specified

0	D	·	O and distance		Value		11
Symbol	Parame	ter	Conditions	Min	Тур	Max	Units
PHASE NOI	SE CHARACTERISTIC	S					
L _N (f) IF	IF Synthesizer Normal Noise Contribution (Note 10)	ized Phase	TCXO Reference Source ID _o IF Bit = 1		-212.0		dBc/ Hz
L(f) IF	IF Synthesizer Single Side Band Phase Noise Measured	LMX233xU	$f_{\rm IN}$ IF = 200 MHz f = 1 kHz Offset $F_{\phi \rm IF}$ = 200 kHz Loop Bandwidth = 18 kHz N = 1000 $F_{\rm OSC}$ = 10 MHz $V_{\rm OSC}$ = 0.632 $V_{\rm PP}$ ID $_{\rm O}$ IF Bit = 1 PWDN RF Bit = 1 $T_{\rm A}$ = +25°C (Note 11)		-99.00		dBc/ Hz

Note 4: Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N \geq P * (P-1), where P is the value of the prescaler selected.

Note 5: Refer to the LMX233xU $f_{\mbox{\footnotesize{IN}}}$ Sensitivity Test Setup section

Note 6: Refer to the LMX233xU Charge Pump Test Setup section

Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.

Note 8: Refer to the LMX233xU OSC_{in} Sensitivity Test Setup section


Note 9: Refer to the LMX233xU Serial Data Input Timing section

Note 10: Normalized Phase Noise Contribution is defined as: $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$, where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and F_{ϕ} is the RF/IF phase detector comparison frequency.


Note 11: The synthesizer phase noise is measured with the LMX2330TMEB/LMX2330SLBEB/LMX2330SLEEB Evaluation boards and the HP8566B Spectrum Analyzer.

Typical Performance Characteristics Sensitivity







LMX2330U f_{IN} RF Input Power Vs Frequency V_{CC} = V_{P} RF = 5.5V



Typical Performance Characteristics Sensitivity (Continued)






LMX2331U f_{IN} RF Input Power Vs Frequency V_{CC} = V_P RF = 5.5V 20 10 $T_A = 85^{\circ}C$ 0 T_A = 25°C INPUT POWER (dBm) -10 $T_A = -40$ °C $T_A = 25$ °C -20 -30 -40 $T_A = 85$ °C -50 400 800 1200 1600 2000 2400 2800


f_{IN} RF (MHz)

10136645


10136644

Typical Performance Characteristics Sensitivity (Continued)








LMX2332U f_{IN} RF Input Power Vs Frequency V_{CC} = V_{P} RF = 5.5V



Typical Performance Characteristics Sensitivity (Continued)









Typical Performance Characteristics Sensitivity (Continued)

LMX233xU OSC_{in} Input Voltage Vs Frequency $V_{CC} = 3.0V$




LMX233xU OSC_{in} Input Voltage Vs Frequency $V_{CC} = 5.5V$




Typical Performance Characteristics Charge Pump

LMX233xU RF Charge Pump Sweeps




Typical Performance Characteristics Charge Pump (Continued)






Typical Performance Characteristics Input Impedance


LMX233xU TSSOP f_{IN} RF Input Impedance V_{CC} = 3.0V, T_A = +25°C





Marker $3 = 1900 \, \text{MHz}$

Marker $4 = 2500 \, \text{MHz}$



Marker 3 = 1900 MHz


Marker 4 = 2500 MHz

10136667

LMX233xU CSP f_{IN} RF Input Impedance V_{CC} = 3.0V, T_A = +25°C








Marker 3 = 1900 MHz

Marker $4 = 2500 \, \text{MHz}$



Marker 2 = 1800 MHz

Marker 3 = 1900 MHz

Marker 4 = 2500 MHz

10136669

Typical Performance Characteristics


Input Impedance (Continued)


LMX233xU TSSOP and LMX233xU CSP fin RF Input Impedance Table

		V = 00	Voc = Vp RF = 3.0V (TA = 25°C)	V (T. = 28	(5,0)		V= 201	RF = 5.6	Vos = VP RF = 5.5V (TA = 25°C)	(0)		V= 00	RF = 3.0	Voc = Vp RF = 3.0V (TA = 25°C)	(5,0)		Vec = V	PF = 5.6	Voc = Vp RF = 5.5V (TA = 25°C)	(5)
fa. RF (MHz)	⊑	Þ	25. RF (C)	1 1 g	(C2)	E	4	24. RF (C2)	21 RF (C)	CIS PFI	E	A	ZI _{st} RF (C2)	22 RF	(ZS), RFI	⊑	Þ	ZI _N RF (CI)	21 _{th} RF (C1)	(C2)
100	0.862		-6.23 439.774 -319.886	-319.866	543,798	0.862	-6.07	448.230	-318.841	550,064	0.864	-6.44	431.004	-330,013	542,838	0.864	-6.30	438.240	-327,814	547,281
200	0.834	-9.30	0.834 -9.30 307.614 -272.274	-272.274	410,803	0.834	-9.00	316.479	-271.581	410.803 0.834 -9.00 316.479 -271.581 417.031 0.836 -9.88	0.636	9.66	291.252	-277.923	402.577	0.836	-9.57	300.190	291.252 -277.923 402.577 0.836 -9.57 300.190 -277.552	408.838
300	0.820	-12.11	0.820-12.11 237.700 -249.29	-249.291	344.452	0.821	-11.66	247,264	0.621 -11.66 247.264 -251.098	352,406	0.821	13.24	0.821 -13.24 215.318	-248,361	328,702		0.821 -12.76	224.624	-249.637	335.819
400	0.908	-15.25	0.808 -15.25 185.048 -227.171	-227.171	293.001		14.61	194.668	-229.064	0.808 -14.61 194.668 -229.064 300.601	0.808	16.88	163.190	-219,893	0.808 -16.88 163.190 -219.893 273.832	0.808	-16.24	0.808 -16.24 171.345	-222.518	280.844
900	0.796	-18.51	0.796 -18.51 147.785 -203.923	-203.923	251,843	0.796	-17.66	156.935	-207.313	0.796-17-66 156.935 -207.313 260.014	0.793	20.90	126.193	-191.939	0.793 -20.90 126.193 -191.939 229.707		-20.00	0.794 -20.00 133.885	-196.200	237.528
009	0.781	-21.81	0,781 -21.81 122,091 -181.461	-181,461	218,710		-20.70	130.906	0.782 -20.70 130.906 -185.850	227.325		24.82	102.956	-168.026	0.775 -24.82 102.956 -168.026 197.060		-23,70	109.531	0.777 -23.70 109.531 -172.887	204,663
200	0.765	-24.72	0.765 -24.72 106.107 -163.758	-163,758	195,129	0.767	-23.45	113,780	-168.514	0,767-23.45 113,780 -168.514 203.329	0.749	0.749 -28.29		-146.582	90.820 -146.582 172,437		0.752 -27.02		96.279 -151.333 179.363	179.363
900	0.760	0.760 -28.35	87.984	-150.524	174.352	0.762	0.762-26.97		94,255 -155,481	181.819	0.742 -31.22	31.22	79.737	-136.782 158.327	158.327		0.746 -29.85	84.470	-141.473	164,772
006	0.747	0.747 -32.60	73,777	73,777 -134,500	153,406 0.750 -30.95	0.750	-30.95	100	-139,668	79.270 -139.668 160.596	0.739 -36.04	36.04	64.577	-123.951	64.577 -123.951 139.764 0.742 -34.37	0.742	-34.37	900'69	-128,610 145,954	145,954
1000	0.732	0.732 -38.68	64.122	-120.908	136.859	0.736	34.73	69.215	-126.104 143.851	143.851	0.719	0.719 41.44	55.019	-108.415	121.577	$\overline{}$	0.723 -39.46	58.684	-113.123	127.439
1100	0.717	0.717 41.25	55,780 -108,398	-108.398	121,908		0.720 -39.12		60.041 -113.215 128.151	128.151	0.694 -47.27	47.27	48.056	-94.403	106,931		0.698 -45.08	51.159	-98.547	111.035
1200	0.698	0.698 -46.24	49.180 -96.605	-96.605	108.403	0.702	0.702 -43.84	- 1	-101254	52.848 -101.254 114.216 0.669 -53.59	0.669	-63.59	42.269	-82.401	92.610	0.674	0.674 -51.01	45,061	-96,388	97.434
1300	0.678	0.678 -51.43	43.982	-86.291	96.853	0.683	0.683 -48.77	47.173	-90.676	102.212	0.641	0.641 -60.42	37.866	-71.653	81.039	0.647	0.647 -57.50	40.230	-75,400	85.461
1400	0.663	0.663 -56.68	39.397	-77.901	87.296	0.667	0.667 -53.71	42.317	-82.070	92.337	0.610	0.610 -68.33	34.108	-61.481	70.308	0.613	0.613 -64.90	36.477	-64.872	74.424
1500	0.649	0.649 62.08	35.566	-70.500	78.963	0.653	0.653 -58.74	38.281	-74.569	83.821	0.577	10.77-772.0	31,049	-52.388	60.898	0.581	0.581 -73.18	33.064	-55.554	64.649
1600	0.630	-67.58	0.630 -67.58 32.912	-63.544	71.562	0.834	0.834 -63.96	35.335	-67.423	76.121	0.539	0.539 -84.86	29.732	44.962	53.895	0.543	0.543 -80.36	31.654	48.119	57.597
1700		-72.22	0.608 -72.22 31.565	-57,996	66.030	0.614	0,614 -68.51	33.590	-61.632	70.191	0,477	0.477 -27.97	100,359	-58.171	115.999	_	0.487 -84.99	33,106	42.105	53.562
1800	0.596	0.596 -75.66	30.440	-54.462	62.392	0.601	0.601 -71.81	32.358	-57,943	96.366	0.455	89.90	32.829	-37.624	49.933	0.468	-85.87	33.886	-40.554	52.847
1900		0.598 -80.06	27.915	-51.184	58.284	0.602	0.602 -76.22	29,678	-54.335	61.912	0.493 87.34	87.34	29.357	-38.214	48.189	0.500	0.500 -88.90	29.576	-39.369	49.241
2000	0.607	0.607 -85.31	24.914	-47.651	53.771	0.607	0.607 -81.32	26,675	-60,603	57.203	0.520 79.89	79.89	25,120	-35.225	43.264	0.521	84.05	26.396	-37,576	45.921
2100	0.612	0.612 89.24	22.502	-43.994	49.414	0.611	0.611 -86.42	21,612	42.064	47.292	0.529	0.529 70.97	22.177	-30,771	37.930	0.525	75.52	23.556	-33.043	40.580
2200	909'0	84.09	0.605 84.09 21.289	-40.358	45,629	0.602	0.602 88.61	22,901	-43.251	48.940	0.531	0.531 61.99	20,155	-26.331	33.159	0.524	66.93	21,544	-28.595	35.802
2300	0.594	0.594 78.44	20.367	-36.566	41,855	0.589	83.13	21,961	-39.298	45,018	0.533	52,71	18,533	-21,975	28.747	0.525	57.61	19,706	-24,119	31.146
2400	0.590	72.27	0.590 72.27 19.111	-32.907	38,054	0.584	0.584 77.11	20.598	-36.536	41,074	0.550	0.550 43.18	16.578	-17.883	24,385	0.537	0.537 47.69	17.671	-19.749	26.501
2500	C 588 87 94 18 507									0.0000000000000000000000000000000000000						_				


10136670

Typical Performance Characteristics Input Impedance (Continued)





LMX233xU UTCSP f_{IN} RF Input Impedance V_{CC} = 5.5V, T_A = +25°C



Marker 4 = 2500 MHz

10136697

Typical Performance Characteristics


Input Impedance (Continued)


LMX233xU UTCSP f_{IN} RF Input Impedance Table

					CHARGOSTO	CHARGOLD UTGGT AND				
		Voc s	Voc = V. RF = 3.0V (TA = 25°C)	(TA = 25°C)				Vcc = V, RF = 5.5V (TA = 25°C)	(TA = 25°C)	
fa, RF (MHz)	Ē	A	21 ₃₀ RF (C2)	ZI ₂₀ RF (CI)	(Z) _{to} (E)	Ē	A	Zf _{to} RF (Cl)	25 E	(23) (C2)
100	0.86	-8.57	336.53	-330,26	470.80	98'0	19:81	333.98	-330.26	469.70
200	0.83	-13.59	206.36	-258.74	330.95	0.60	-13,56	207.11	-258.92	331.57
300	0.81	-18.53	143.19	-214.36	257.79	0.81	-18.45	144.05	-214.75	258.59
400	0.80	-23.67	108.09	-183.95	210.86	0.80	-23.63	103.36	-184.12	211.15
900	0.79	-29.24	76.58	-157.24	174.89	67.0	-29.07	77.30	-157.87	175.78
009	0.77	34.87	61.79	-133.64	147.24	0.77	34.64	62.46	-134.31	148.12
700	0.76	-40.52	50.03	-116.97	127.23	0.76	-40.33	50.42	-117.43	127.80
800	0.76	-46.45	39.82	-103.86	111.24	0.76	46.18	40.22	-104.42	111,89
000	0.75	-63.27	32.87	-90.33	96.13	0.75	-52,89	33.27	-90.97	96.86
1000	0.74	-60.04	27.98	-79.30	84.09	0.74	-59.70	28.24	-79,77	84.63
1100	0.73	-96.62	24,49	-70.27	74.42	0.73	-68.10	24.81	-70.90	75.11
1200	0.73	-74.07	20.63	-62.00	65.34	0.73	-73.57	20.85	-62.52	65.91
1300	0.73	-81.67	17.87	-54.66	57.45	0.73	-81.15	17.85	-66.13	57.95
1400	0.73	-89.59	15.34	-47.95	50.34	0.73	-88.94	15.51	-48.47	60'09
1500	0.73	-97.85	13.48	-41.75	43.87	0.73	-97.12	13.63	42.27	44.41
1600	0.73	-106.72	11.96	-35.80	37.74	0.73	-106.87	12.09	-36.34	38.30
1700	0.72	-115.82	11.22	-30.21	32.22	0.72	-114.76	11.35	-30,62	32.84
1800	0.70	-123.41	11,28	-25.85	28.20	0.70	-122.28	11.40	-26.45	28.80
1900	0.72	-130.68	9.80	-22.22	24.29	0.72	-129.92	99'8	-22.61	24.66
2000	0.74	-140.55	8.41	-17.48	19.39	0.74	-139.88	8.44	-17,80	19.70
2100	0.74	-150.74	7.97	-12.74	15.03	0.74	-150.01	7.99	-13.07	15.32
2200	0.73	-160.86	8.02	-8.22	11,48	0.73	-160.03	8.04	-8.58	11.76
2300	0.71	-170.43	8.52	4.06	9.46	12.0	-169.62	979	4.41	9.62
2400	0.69	-179.08	9.17	+0.39	9.18	0.69	-178.32	9,17	-0.71	9.20
2500	0.87	172.38	8.92	3.20	10.43	0.67	173.11	9.01	9.86	40.00

10136698

Typical Performance Characteristics Input Impedance (Continued)






Marker 1 = 50 MHz Marker $2 = 200 \, \text{MHz}$

Marker $3 = 500 \, \text{MHz}$

Marker 4 = 600 MHz

LMX233xU TSSOP f_{IN} IF Input Impedance V_{CC} = 5.5V, T_A = +25°C




Marker $3 = 500 \, \text{MHz}$

Marker 4 = 600 MHz

10136672


LMX233xU CSP f_{IN} IF Input Impedance V_{CC} = 3.0V, T_A = +25°C



Marker $3 = 500 \, \text{MHz}$

Marker $4 = 600 \, \text{MHz}$

LMX233xU CSP f_{IN} IF Input Impedance V_{CC} = 5.5V, T_A = +25°C



10136673

10136671

Marker 3 = 500 MHz

Marker 4 = 600 MHz

10136674


Typical Performance Characteristics


Input Impedance (Continued)

LMX233xU TSSOP and LMX233xU CSP fin IF Input Impedance Table


				L	LMX233xU TSSO	0	ZIMIE							_	LMX233xU	SB	ZINE			
	-	V = 00	. IF = 3.0	Vcc = V. IF = 3.0V (T. = 25°C)	(5)		Vcc = V	Vcc = V, IF = 5.5V	V (TA = 25°C)	(5)		Vec = 1	Vcc = V, IF = 3.0V	V (TA = 25°C)	(C)		Voc =	V, IF = 5.5V	W (TA = 25°C)	(5)
f _{in} IF (MHz)	Ξ	4	25 th IF	2 Zin IF (D)	(C)	Ξ	A	Zfn IF (D)	25 E	(C)	⊑	A	25 R (C)	25 _m IF (D)	(C)	⊑	4	24.8F	/* Zi _a F (Ω)	(2)
90	0.884	-3.93	621.523	0.884 -3.93 621.523 -345.924 711.305 0.88	711.305	0.885	-3.81	630.568	-340.995	716.864	0.899	-1.69	874.934	874.934 -242.583	907.940	0.899	-1.67	874.127	-239.189	906.261
75	0.873	-6.30	503.424	503.424 -340.786 607.923	607.923	0.873	5.18	511.352	-338.259	613.107	0.891	-3.44	683.122	-354,024	769,408	0.891	-3.33	692,599	-349.036	775,577
100	0.861	-8.42	429.629	0.861 -6.42 429.629 -319.996 535.704 0.861	535.704	0.861	-8.24	438.666	438.666 -318.001	541.805	0.880	_	535.334	-4.98 535.334 -360.736	645.533	0.879	-4.85	543.967	-357,157	650.739
125	0.851	-7.27	384.494	384.494 -301.186 488.414	488.414	0.852	-7.10	391.664	-300.482	493.650	0.868	6.23	445.309	-339.295	559.840	0.868	-6.06	454,188	-337.263	565.715
150	0.844	8.11	349.099	0.844 -8.11 349.099 -288.744 453.038 0.844	453.038	0.844	-7.90	356.461	356.461 -287.182	457.753	0.858	-7.26	388.975	-319.049	503.085	0.858	-7.07	397.015	-317.892	508.603
175	0.837	-8.85	322.082	322.082 -276.707 424.622	424,622	0.837	-8.57	330.546	-275.058	430.020	0.850	-8.18	348.616	-303.517	462.229	0.850	-7.98	356.200	-303.914	468.233
200	0.832	-9.54	300.314	0.832 -9.54 300.314 -268.356 402.745 0.83	402.745	0.832	-9.22		309.296 -267.480 408.913	408.913	0.843	-9.07		316.481 -291.646	430.369	_	-8.84	0.844 -8.84 324.033	-291.128	435.606
225	0.827	10.29	279.576	0.827 -10.29 279.576 -260.995 382.467	382.467	0.827	-9.95	288.264	-260.187	388.322	0.838	-9.93	289.883	-282.342	404.666	0.839	-9.66	297.640	-282,345	410.254
250	0.823	11.04	261.205	0.823 -11.04 261.205 -254.758 364.870 0.82	364.870	0.823	-10.64	270.659	3-10.64 270.659 -254.417	371.462		-10.77	267.263	0.834 -10.77 267.263 -274.027	382.780	$\overline{}$	0.834 -10.45	275.672	-273.085	388.034
275	0.819	11.80	244.399	0.819 -11.80 244.399 -248.227 348.350	348.350	0.818	-11.38	253.507	-247.511	354.299	_	0.830 -11.63	247.024	-285.175	362.407	0.829	0.829 -11.24	258.102	-265.264	368.719
300	0.814	12.58	228.964	0.814 -12.58 228.964 -241.239 332.597 0.81	332.597		-12.14	237.587	5-12.14 237.587 -241.965 339.109	339.109	$\overline{}$	-12.50	228.671	0.826 -12.50 228.671 -257.705	344,532	$\overline{}$	0.826 -12.08	237.603	-257.879	350,652
325	0.812	13.36	214.910	0.812 -13.36 214.910 -236.062 319.251	319.251	0.811	-12.84	224277	-236.738	326.106	$\overline{}$	0.823 -13.38	212.305	-250.287	328.203	0.822	-12.90	221.471	-251.212	334.899
350	0.807	14.18	201,728	0.807 -14.18 201,728 -228,591 304,874 0.807 -13.62	304.874	0.807	-13.62	210.927	210.927 -230.202 312.223	312.223	_	-14.23	198,231	0.819 -14.23 198.231 -242.453	313,176	_	0.819 -13.73	206.868	-244,567	320.316
375	0.804	14.98	189.889	0.804 -14.98 189.889 -223.629 293.373	293.373	0.804	-14.44	198.121	-224.602	299.497	_	0.816 -15.21	183.656	-234.712	298.025	$\overline{}$	0.815 -14.63	192.740	-238.735	305.274
400	0.801	-15.85	178.372	0.801 -15.85 178.372 -217.315 281.144 0.801	281,144	0.801	-15.20	187,401	187,401 -219,200 288,388	288.388		-16.09	172.185	0.812 -16.09 172.185 -227.189 285.066	285.066	$\overline{}$	0.812 -15.48	180,755	-229.880	292.433
425	0.797	0.797 -16.72	167,895	167.895 -211.342 269.915	269.915	0.797	-16.02	176.917	-213,413	277.208	$\overline{}$	0.809 -17.02	160.959	-220.345	272.873	0.808	-16.36	169.600	-222.898	280.085
450	0.794	17.57	158.542	0.794 -17.57 158.542 -205.691 259.700 0.794 -16.81	259.700	0.794	-16.81		167,586 -208,198	267.267	0.805	-17.99	150,694	0.805-17.99 150.694 -213.253 261.124	261.124	$\overline{}$	-17.28	0.805 -17.28 158.914	-216.102	268.242
475	0.790	0.790 -18.41	150.375	150.375 -199.750 250.026	250.026	0.791	-17.67	158.301	-202.585	257.099	0.802	-18.98	141,126	-206.449	250.075	0.802	-18.16	149.611	-210.221	258.024
200	0.787	19.24	142,803	-194.502	241.295	0.787	-18.43	150.871	0.787 -19.24 142.803 -194.502 241.295 0.787 -18.43 150.871 -197.426 248.474	248.474		-19.92	132.835	0.799 -19.92 132.835 -200.384 240.414	240.414		0.799 -19.09	140.765	-204.004	247.856
929	0.783	20.10	135.793	0.783 -20.10 135.793 -188.890 232.635	232.635	0.783	0.783 -19.20	144.065	-192.240	240.231	_	-20.90	125.186	0.796 -20.90 125.186 -193.960	230.851	_	0.796 -20.03	132,797	-197,693	238.154
980	0.779	-20.93	129,745	0.779 -20.93 129.745 -183.353 224.616 0.780 -19.97	224,616	0.780	-19.97		137.814 -187.051	232,338		-21.89	118.197	0.793 -21.89 118.197 -187.808	221.908		0.792 -20.97	125.698	-191.502	229.070
575	0.775	-21.73	124.298	0.775 -21.73 124.298 -178.182 217.253 0.77	217.253		-20.75	131,867	6-20,75 131,867 -182,250 224,954	224.954		22.85	112.161	0,789 -22,85 112,161 -181,851	213,658		-21.92	118.871	0.789 -21.92 118.871 -185.881	220.640
009	0.770	22.59	119.110	0.770 -22.59 119,110 -172,763 209,843 0.77	209.843	0.777	-21.53	126,693	1-21.53 126.693 -176.798	217.506	0.785	-23.86	106.393	0.785 -23.86 106.393 -175.910 205.581	205.581		-22.85	113.154	0.785 -22.85 113.154 -180.132	212.723

Typical Performance Characteristics Input Impedance (Continued)





LMX233xU UTCSP f_{IN} IF Input Impedance V_{CC} = 5.5V, T_A = +25°C



Marker 4 = 600 MHz

10136699

10136699

Typical Performance Characteristics

Input Impedance (Continued)


LMX233xU UTCSP fin IF Input Impedance Table

					LMX233xU	LMX233xU UTCSP ZI _H IF	F			
		No.	Voc = Vp IF = 3.0V (Ts = 25°C)	(T, = 25°C)				Voc = Vr IF = 5.5V (TA = 25°C)	(T _A = 25°C)	
t _{is} IF (MHz)	E	T	Be 25 _{th} F (C)	27,81 (D)	(D)	Ē	A	27 In (23)	21 Zin IF (D)	(2)
90	0.89	4.56	586.15	-388.99	709.067	0.89	-4.47	593.52	-396.04	713.521
76	0.87	-6.99	460.41	-343.89	574.669	0.87	-5.94	463.18	-343,08	578.407
100	0.86	.7.21	392.16	-325.10	509.397	98'0	-7.14	395.29	-324.53	511.442
125	0.85	-8.17	349.02	-303.86	462.760	0.85	-8,15	349.77	-303.76	463.257
150	0.84	-9.27	309.63	-284.63	420.578	0.84	-9.07	315.84	-284.12	424.831
175	0.83	-10.05	286.09	-266.39	390,911	0.63	+10.01	287.15	-266.33	391.651
200	0.83	-11.08	259.93	-266.55	372.306	0.63	-10,88	264.82	-266.71	375.850
225	0.82	-11,94	241.30	-249.92	347,397	0.82	-11.78	244.69	-250.08	349.881
250	0.82	-12.68	226.25	-248.62	336.156	0.82	-12.63	227.23	-248.73	336.903
275	0.81	-13.75	208.36	-233.29	312.791	0.81	-13.56	211.78	-233.74	315.416
300	0.81	-14.72	192.62	-230.56	300.430	0.81	-14,48	196.38	-231.31	303,431
325	0.80	-15.84	181.38	-217.32	283.068	0.80	-15.43	184,29	-217.93	265.405
350	0.80	-16.65	168.09	-214,06	272.169	0.80	-16.32	172,30	-215.19	275.668
375	0.00	-17.56	167.13	-210.69	262.830	080	-17.37	159.34	-211.42	264.743
400	0.79	-18.53	149.15	-199.24	248.883	0.79	-18.32	151.35	-199.96	250.784
425	0.79	-19.54	139.12	-195.59	240,020	0.79	-18.31	141.33	-196.44	241.998
450	0.79	-20.53	130,12	-191.80	231.770	0.79	-20.28	132,32	-192,77	233.814
475	0.78	-21.62	123.81	-181.72	219.888	0.78	-21.28	126,52	-182,91	222.403
900	0.78	-22.58	116.56	-178.29	213.012	0.78	-22.24	119.06	-179.52	215.410
525	0.77	-23.62	111.89	-169.59	203,177	0.77	-23.27	114.24	-170.73	205.428
550	0.77	-24.52	106.14	-166.63	197,557	0.77	-24.17	108.33	-167,78	199.714
575	0.77	-25.49	100.37	-163.40	191,761	0.77	-25.82	98.50	-162,29	189.848
900	0.77	-26.55	94.54	-159.96	185.721	0.77	-26.14	96.74	-161.23	188.022

101366A0


Typical Performance Characteristics Input Impedance (Continued)

LMX233xU TSSOP OSC_{in} Input Impedance Vs Frequency $T_A = +25^{\circ}C$



10136676

LMX233xU CSP OSC_{in} Input Impedance Vs Frequency $T_A = +25^{\circ}C$



10136677

Typical Performance Characteristics

Input Impedance (Continued)


LMX233xU TSSOP and LMX233xU CSP OSC_{in} Input Impedance Table

			7	8	19	8	3	2	2	2	2	20	22	7	2	8	20
		NAN OWN	2080,	18544	10756.	8854.6	62133	5729.4	4004.5	1,987	3500.4	3611.2	3217.4	2508.4	2784.9	2600.5	2424.2
	5	OSC., BUFFER POWERED DOWN	208C.	16073.24	10600.30	9600.590	5248.932	6712.788	4965.007	4345,597	3935.873	366.895	3213.478	2504.223	2780.469	2500.472	2419.904
	TA = 25°	POWI	2080,	4154.104-16073.24 18544.50	1812.311 -10602.30 10756.58	976.600 -6000.540 8054.630	593.507 -C248.932 C313.367	606.542 -6712.788 5729.443	300.618 4965.007 4004.613	303.378 4345.597 4396.174	168.163 -3935.673 3939.464	174.460 3506.895 3511.232	159,273 -3213,478 3217,422	157.424 -2934.223 2508.443	157,389 -2780,469 2784 920	125,530 -3600,472 2603,500	144,727 -2419-904 2424,228
	Voc = 5.5V (TA = 25°C)	E 0	209C _w	816,930						384,315					_		305,774
,ē	Voe	OSC., BUFFER POWERED UP	205Cp.	4544.007 8066.318	998.105 5	209.219.4	1465.560 3	-2977 501 3098.519	2001.000.2	338.961.2	-2041,170,2098,100	1965 270 1912,996	714.790 1	967.979.3	1461.571 1498.018	358.120 1	274.370 x
LMX233xU CSP ZOSC _{in}		POW	20805	4998.960	2525,329 4998,105 5646,119	1664 666 -5170 820 5422 235 1006 861 -4350 451 4418 499 1625 729 -4299 219 4512 291	727,756 4541,105 6362,730 1182,342 3466,980 3663,045	956,000	697,781 -2505,886 2697,682	564417 2318.961 2384.315	485.437	424 500	379.006 -1714.793 1758.195	357.340 -1567.979 1508.182	332.065	299.913 -1358.120 1390.840	2331 694 2334 664 284 664 -1274 379 1385,774
233×U C		E N	(C) (C)	18544.50		418.499	382.730					899 908		_	997.608		334 664
LMX	6	OSC., BUFFER POWERED DOWN	208C	18073.24	10006.48	156,0801	5341,105	-5658.273 5675.536	710,007	00.475	1777.847	9402.400	3114.067 3	2837.317.2843.567	2664.496.2967.608	2471.170 2473.011	331 694 2
	Voc = 3.0V (T. = 25°C)	POWE	**************************************	4154.104 -18073.24	1571.331 -10206.48 10325.74	199,000	951,727	442.319	290,061 4739,317 4809,039	194.672 -4242.475 4246.948	186, 123 -3777, 847, 3782, 429	170 072 3402 400 3406 548	191,739 -3114,867 3129,763	188.280	129.014	95.424	117,739
	= 3.0%	e 0.	EDSC.	10809.27	_	412.336	_	_			_	_	_	-		-	578.377
	Voc	OSC., BUFFER POWERED UP	208°	-9626.374	2249 061 -6644.475 9920 146	5170.920	1048,750 4245,537 4373,153	872,529 -3558,426 3003.061	681.377 -3156.030 3232.505	-2791.912 2947.441	-2512-522 2551-129	2261 024 2304 307	3000.013 2002.491	1983 442 1926 747	1776.540 1810.480	1948,200, 1673,961	300.000 -1549.601 1578.377 117,739
		980	2080,	6107.060	190 842	999 1991	067.90	672.629	- 775.189	288 885	442.147	444.504	367.245	399.66	348.916	305 206	000 000
		W.W.	208C-1	1504.282	T602 910		4060 250	2003.000		_	2810.440		_	1665,928	_	_	_
	2	OSC., BUFFER POWERED DOWN	708C.	-11436.600 11504.282	-7675.309	484 5556 -5659 675 5600 366	4660,199	-3799.626	-3366,741 3311,570	-2517.281 2918.215	2508,411	-2388.967 2389.913	-2161,702 2162,832	-1984.709	1812.700 1513.090	-1569,748 1690,365	-1591.439 1591.854
	TA = 25°C	POWE	208Cs.	1246.671-1	950 000	94.656	052.80	902.000	198.400	73,816 -0	103.131	67.246	69.923	67.843	17.610	45.646	36.36
	Voc = 5.5V (TA = 25°C)	e a	208C,1		_		_	_	_	_	-	_	_	_	_	_	_
 90°	Vos	, BUFFER VERED UP	20802	1774 525 7	1287.479 4881.053 5023.579	739.908 -3754.673,3800.886	544.280 -3078.845 3126.584	416.544 -2536.243 2570.238	2192 584 2214,372	227.640 -1974.267 1907.347	214.673 -1741.101 1754.310	169 812 -1569 814 1566.857	102.401 -1425.713 1444.546	141.501 -1314.909 1302.535	121.612 -1213.400 1219.482	116,386 -1131,429 1137,399	109.361 -1064.461 1070.006
80P 20		POWE	100 E	H 00 0000	287,479	739.906	944,280	415.544	309.867	227.640	214.873	169.812	109.001	141.501	219121	136.366	108.361
LMX233xU TSSOP 209	J	WN	208CL	1006.234	7845.004	2739.207	1001.000	1795 Ded		159 0000			_	_		_	
LMX	6	OSC., BUFFER POWERED DOWN	20802	1605,2091	7840.822	2733 060	BAT 1994 .	395 1945	196 8008	-2879.931 2990.631	98.108 -2543.330 2545.222	89.270 -2340.221 2341.923	69.675 -2106.253 2107.405	1906.889	-1750.834 1751.443	1662.230	547,816
	Voc = 3.0V (TA = 25°C)	POWE	20802	985.863 -11625.209 11666.234 2932.878 -4774.525 7342.962	1202 389 5538,197 5967,218, 294,469 -7943,322 7345,994	791.970 4216.600 4092.363 266.542 -5793.060 5796.207	197,874 4547,094 4551,397	161.801 -3761.586 3795.044	315.446 2429.647 2460.985 141.329 3003.351 3009.467	93.506	98.108	09.270	69.675	81.210 -1926.888 1928.804	46.548	30.046 -1662.230 1662.666	37,202 -1547,816 1540,253
	= 3.0V	E 0.	(208C ₂)	_	867,218	092.353	959 458		280.085					_	-		
	Vol	OSC., BUFFER POWERED UP	2080°	2291.113 -8000.376 8321.972	5538,197	42 18 550	527.654 3419.978 3459.456	343,020 -2817,503 2636,734	2439 647	228,526 -2179,146 2191,096	211.699 -1932 536 1944 091	163.518 -1762 903 1770.493	163,733 -1569,620 1556,030	148,446 -1403,071 1470,583	130 663 -1340 206 1346.562	125 059 -1256 034 1261,349	115.840 -1179.854 1184.622
		900	2080,	291.113	302.389	D1970	27.664	43.000	116.446	505 955	11.699	62.516	63.733	18.465	20,063	690 92	15.040
		1	1 E	5.0 2	7.5 1	10.0	12.5	15.0 3	17.5	20.0	22.5	25.0	27.5	30.0	32.5	35.0	37.5

10136678

Typical Performance Characteristics Input Impedance (Continued)

LMX233xU UTCSP OSC_{in} Input Impedance Vs Frequency $T_A = +25^{\circ}C$



101366A1


Typical Performance Characteristics

Input Impedance (Continued)

LMX233xU UTCSP OSCin Input Impedance Table

					4	LMX233xU UTCSP ZOSC.,	TCSP ZOS					
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Vcc = 3.0V	(TA = 25°C)					Voc = 5.5V	= 5.5V (T _A = 25°C)		
	04	OSC., BUFFER POWERED UP	E 04	0.0	OSC,, BUFFER POWERED DOWN	a N	OF	OSC., BUFFER POWERED UP	æ a.	0	OSC., BUFFER POWERED DOWN	W.N.
Fosc (MHz)	20805 ₈₈	1m 209C _n (kg)	(ID)	205C. (D)	118 ZOSC ₁₀ (Q)	(C)	208Cs (t0)	1m 20805(III)	(D)	208Cm (D)	12 ZOSC _n (D)	(208C _{0,1}
5.0	5918.57	-9897.80	11532.39	1822 62	-19947.73	20030.82	4982.73	-7668.32	9144,98	2478.02	-19591.11	19747.21
7.5	3097.46	-7441.43	8060.35	2238.93	-12114.22	12319.38	2742.97	-6062.16	6653.85	2483.54	-12531.99	12775.71
10.0	1695.22	-5720.83	5966.72	998.16	-9046.84	9101.74	1582.29	-4875.36	5125.70	1064,38	-9063.97	9126.25
12.5	1241.03	-4759.14	4918.29	660.39	-7338.93	7368.58	1150.39	-4034.66	4195,46	621.48	-7679.86	7704.97
15.0	820.55	-3955.33	4039.55	471.57	-6142.40	6160.48	861.48	-3448.80	3554.76	591,34	-6481.87	6508.79
17.5	646.18	-3417.20	3477.76	317.24	-5165.41	5175.14	696.49	-3009.04	3068.18	154.67	-6518.01	5520.17
20.0	520.20	-3006.22	3050.90	223.35	-4567.95	4573.41	491.78	-2647.38	2692.67	120.99	-4867.07	4868.57
22.5	459.63	-2666.05	2705.38	219.57	-4040.96	4046.92	396.64	-2342.62	2375.96	137.85	-4301.63	4303.84
25.0	391.21	-2398.19	2429.89	172.20	-3664.77	3668.81	323.46	-2108.25	2132.92	89.00	-3964.60	3865.62
27.5	348.79	-2210.66	2238.01	169.02	-3291.60	3295.84	312.14	-1920.70	1945.90	114.48	-3476.68	3478.56
30.0	285.07	-1996.71	2016.96	110.02	-3005.42	3007.43	260.59	-1763.82	1782.97	121.11	-3185.26	3187.56
32.5	267.83	-1847.30	1966.61	117.14	-2725.46	2727.97	239.41	-1612.35	1630.02	111.70	-2876.34	2878.50
35.0	252.27	-1719.32	1737.73	114.38	-2558,44	2561.00	222.16	-1503.76	1520.08	115,42	-2890.37	2692.84
37.5	224.94	-1639,80	1655.15	70.31	-2408.64	2409.67	191,46	-1422.88	1436.71	48.06	-2550,41	2550.86
40.0	208.96	-1512,91	1527.27	76.50	-2242.79	2244,09	180.75	-1329.24	1341.47	72.61	-2353.73	2354.85

Charge Pump Current Specification Definitions



I1 = Charge Pump Sink Current at $VD_0 = V_P - \Delta V$

I2 = Charge Pump Sink Current at VD_o = V_P/2

I3 = Charge Pump Sink Current at $VD_0 = \Delta V$

I4 = Charge Pump Source Current at $VD_0 = V_P - \Delta V$

I5 = Charge Pump Source Current at $VD_0 = V_P/2$

I6 = Charge Pump Source Current at $VD_0 = \Delta V$

 $\Delta V = Voltage$ offset from the positive and negative rails. Dependent on the VCO tuning range relative to V_{CC} and GND. Typical values are between 0.5V and 1.0V.

 $\rm V_{\rm P}$ refers to either $\rm V_{\rm P}$ RF or $\rm V_{\rm P}$ IF

 VD_o refers to either VD_o RF or VD_o IF

IDo refers to either IDo RF or IDo IF

Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_{o} Vs VD_{o} = \frac{(|I1| - |I3|)}{(|I1| + |I3|)} \times 100\%$$
$$= \frac{(|I4| - |I6|)}{(|I4| + |I6|)} \times 100\%$$

Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch


$$ID_o$$
 SINK Vs ID_o SOURCE =
$$\frac{||2| - ||5|}{\frac{1}{2}(||2| + ||5|)} \times 100\%$$

Charge Pump Output Current Magnitude Variation Vs Temperature

ID_o Vs T_A =
$$\frac{|I_2||_{T_A} - |I_2||_{T_A = 25^{\circ}C}}{|I_2||_{T_A} = 25^{\circ}C} \times 100\%$$
$$= \frac{|I_5||_{T_A} - |I_5||_{T_A = 25^{\circ}C}}{|I_5||_{T_A} = 25^{\circ}C} \times 100\%$$

Test Setups

LMX233xU Charge Pump Test Setup



The block diagram above illustrates the setup required to measure the LMX233xU device's RF charge pump sink current. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. The IF charge pump measurement setup is similar to the RF charge pump measurement setup. The purpose of this test is to assess the functionality of the RF charge pump.

This setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the $f_{\rm IN}$ RF pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The $OSC_{\rm in}$ pin is tied to $V_{\rm cc}$. This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the D_o RF pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the **Phase Detector Polarity** and **Charge Pump State** states in Code Loader. Similarly, the LOW and HIGH currents can be measured

sured by switching the **Charge Pump Gain's** state between **1X** and **4X** in Code Loader.

Let F_r represent the frequency of the signal applied to the OSC $_{in}$ pin, which is simply zero in this case (DC), and let F_p represent the frequency of the signal applied to the f_{IN} RF pin. The phase detector is sensitive to the rising edges of F_r and F_p . Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of F_p is detected. Since F_r has no rising edge, the charge pump continues to sink current indefinitely.

Toggling the **Phase Detector Polarity** state to negative VCO characteristics allows the measurement of the RF charge pump source current. Likewise, selecting **TRI-STATE** (TRI-STATE ID $_{\rm o}$ RF Bit = 1) for **Charge Pump State** in Code Loader facilitates the measurement of the TRI-STATE current

The measurements are repeated at different temperatures, namely $T_A = -40$ °C, +25 °C, and +85 °C.

10136640

Test Setups (Continued)

LMX233xU f_{IN} Sensitivity Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB 10 MHz REF OUT **EVALUATION** <u>Ξ</u> 0.1 με BOARD 士 SIGNAL GENERATOR $0.01 \mu F$ 100 p 100 MHz - 2500 MHz D_o I GNI D_o RF 100 pl GND f_{IN} I LMX233xU 3 dB100 pF f_{IN} RF $\overline{f_{IN}}$ I PAD f_{IN} RF CODE LOADER 100 pF GND Date μ WIRE PC ₩ 0Ω UNIVERSAL COUNTER GND LEVEL SHIFT

The block diagram above illustrates the setup required to measure the LMX233xU device's RF input sensitivity level. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. The IF input sensitivity test setup is similar to the RF sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the $f_{\rm IN}$ RF input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to $V_{\rm cc}$ and swept from 2.7V to 5.5V. The IF PLL is powered down (PWDN IF Bit = 1). By means of a signal generator, an RF signal is applied to the $f_{\rm IN}$ RF pin. The 3 dB pad provides a 50 Ω match between the PLL and the signal generator. The OSC in pin is tied to $V_{\rm cc}$. The N value is typically set to 10000 in Code Loader, i.e. RF N_CNTRB Word = 156 and RF N_CNTRA Word = 16 for PRE RF Bit = 1 (LMX2330U) or PRE RF = 0 (LMX2331U and LMX2332U). The feedback divider output is routed to the $F_{\rm o}$ LD pin by

selecting the RF PLL N Divider Output word (F_o LD Word = 6 or 14) in Code Loader. A Universal Counter is connected to the F_o LD pin and tied to the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to $f_{\rm IN}$ RF / N.

The $f_{\rm IN}$ RF input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_{\rm A} = -40\,^{\circ}{\rm C}$, $+25\,^{\circ}{\rm C}$, and $+85\,^{\circ}{\rm C}$. Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the $f_{\rm IN}$ RF input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the $f_{\rm IN}$ RF input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF PLL loses lock.

Test Setups (Continued)

10 MHz REF OUT

LMX233xU OSC_{in} Sensitivity Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB **EVALUATION** 18Ω BOARD IF OUT GND LMX233xU RF OUT 100 pF f_{IN} RF PLL CODE $\overline{f_{IN}}$ RF GNE LOADER 100 pF GND Data μ WIRE SIGNAL GENERATOR PC 2 MHz - 100 MHz 1000 pF

UNIVERSAL COUNTER

10136641

GND

LEVEL SHIFT BUFFER


The block diagram above illustrates the setup required to measure the LMX233xU device's OSC_{in} buffer sensitivity level. The same setup is used for the LMX2330TMEB/LMX2330SLEEB Evaluation Boards. This setup is similar to the $f_{\rm IN}$ sensitivity setup except that the signal generator is now connected to the OSC_{in} pin and both $f_{\rm IN}$ pins are tied to $V_{\rm CC}$. The 51 Ω shunt resistor matches the OSC_{in} input to the signal generator. The R counter is typically set to 1000, i.e. RF R_CNTR Word = 1000 or IF R_CNTR Word = 1000. The reference divider output is routed to the $F_{\rm o}$ LD pin by selecting the RF PLL R Divider Output word ($F_{\rm o}$ LD Word = 2 or 10) or the IF PLL R Divider Output word ($F_{\rm o}$ LD Word = 1 or

9) in Code Loader. Similarly, a Universal Counter is connected to the F_oLD pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to $OSC_{in}/$ RF R_CNTR or $OSC_{in}/$ IF R_CNTR.

Again, V_{CC} is swept from 2.7V to 5.5V. The OSC_{in} input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely $T_A = -40\,^{\circ}\text{C}$, $+25\,^{\circ}\text{C}$, and $+85\,^{\circ}\text{C}$. Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

Test Setups (Continued)

LMX233xU f_{IN} Impedance Test Setup



The block diagram above illustrates the setup required to measure the LMX233xU device's RF input impedance. The IF input impedance and reference oscillator impedance setups are very much similar. The same setup is used for the LMX2330TMEB/ LMX2330SLEEB Evaluation Boards. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.

To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX233xU device's RF synthesizer is from 100 MHz to 2500 MHz. The standards will be located down the length of the RF OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it


must be included in the calibration. Although not shown, 0 Ω resistors are used to complete the RF OUT transmission line (trace).

To implement an **open** standard, the end of the RF OUT trace is simply left open. To implement a **short** standard, a 0 Ω resistor is placed at the end of the RF OUT transmission line. Last of all, to implement a **matched load** standard, two 100 Ω resistors in parallel are placed at the end of the RF OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S $_{11}$ parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to $V_{\rm CC}$ and swept from 2.7V to 5.5V. The ${\rm OSC_{in}}$ pin is tied to the ground plane. Alternatively, the ${\rm OSC_{in}}$ pin can be tied to $V_{\rm CC}.$ In this setup, the complementary input $(\overline{f_{\rm IN}}~{\rm RF})$ is AC coupled to ground. With the Network Analyzer still connected to RF OUT, the measured $f_{\rm IN}$ RF impedance is displayed.

Note: The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF Bit = 0) or PWDN IF Bit = 0), and when the oscillator buffer is powered down (PWDN RF Bit = 1 and PWDN IF Bit = 1).

LMX233xU Serial Data Input Timing



Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX233xU, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, Fr, is then presented to the input of a phase/frequency detector and compared with the feedback signal, F_p , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/ frequency detector measures the phase error between the F_r and F_p signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF and IF PLLs is provided from an external reference via the OSC_{in} pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 V_{PP}. The reference buffer circuit has an approximate $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the OSC_{in} pin is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC_{in}, by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\phi RF}$ or $F_{\phi IF}$) of 10 MHz is not exceeded.

The RF and IF reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF and IF reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

1.3 PRESCALERS

The $f_{\rm IN}$ RF ($f_{\rm IN}$ IF) and $\overline{f_{\rm IN}}$ RF ($\overline{f_{\rm IN}}$ IF) input pins drive the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modulus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The RF and IF PLL complementary inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the

LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler.

1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal, $f_{\rm IN}$, by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency ($F_{\varphi RF}$ or $F_{\varphi IF}$) of 10 MHz is not exceeded

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF N_CNTRA counter is a 7-bit CMOS swallow counter, programmable from 0 to 127. The IF N_CNTRA counter is also a 7-bit CMOS swallow counter, but programmable from 0 to 15. The three most significant bits are 'don't cares' in this case. The RF N_CNTRB and IF N_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if $N \ge P^*$ (P-1), where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N_CNTRB ≥ N_CNTRA). Refer to **Sections** 2.5.1, 2.5.2, 2.7.1 and 2.7.2 for details on how to program the N_CNTRA and N_CNTRB counters. The following equations are useful in determining and programming a particular value of N:

 $N = (P \times N_CNTRB) + N_CNTRA$

 $f_{IN} = N \times F_{\phi}$

Definitions:

F_o: RF or IF phase detector comparison

frequency

f_{IN}: RF or IF input frequency N_CNTRA: RF or IF A counter value N_CNTRB: RF or IF B counter value

P: Preset modulus of the dual modulus

prescaler


LMX2330U RF synthesizer: P = 32 or 64 LMX2331U RF synthesizer: P = 64 or 128 LMX2332U RF synthesizer: P = 64 or 128 LMX233xU IF synthesizer: P = 8 or 16

1.5 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF and IF phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the **PD_POL RF** or **PD_POL IF** control bits, depending on whether the RF or IF VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.6.2** for more details. The phase/frequency detectors have a detection range of -2π to $+2\pi$. The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

1.0 Functional Description (Continued)

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the Do RF or Do IF pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD_POL RF or PD_POL IF = 1.
- 3. F_r is the phase detector input from the reference divider (R counter).
- 4. F_p is the phase detector input from the programmable feedback divder (N counter).
- 5. Do refers to either the RF or IF charge pump output.

1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards $V_{\rm P}$ RF or $V_{\rm P}$ IF during pump-up events and towards GND during pump-down events. When locked, $D_{\rm o}$ RF or $D_{\rm o}$ IF are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the $ID_{\rm o}$ RF or $ID_{\rm o}$ IF control bits.

1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in Section 2.0 Programming Description.

1.8 MULTI-FUNCTION OUTPUTS

The LMX233xU device's F_oLD output pin is a multi-function output that can be configured as the RF FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The F_oLD control word is used to select the desired output function. When the PLL is in powerdown mode, the F_oLD output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8** F_oLD .

1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the F_oLD output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF and IF synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to **Section 2.8 F_oLD** for details on how to program the different lock detect options.

1.0 Functional Description (Continued)

1.8.2 Open Drain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aguisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (ID, RF Bit = 0) in the steady state mode, to 3.8 mA (ID_o RF Bit = 1) in Fastlock. When the F_o LD output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 FoLD for details on how to configure the FoLD output to an open drain Fastlock output.

1.8.3 Counter Reset

Three separate counter reset functions are provided. When the F_oLD is programmed to **Reset IF Counters**, both the IF feedback divider and the IF reference divider are held at their load point. When the **Reset RF Counters** is programmed, both the RF feedback divider and the RF reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8 F_oLD** for more details.

1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate F_oLD word. This is essential when performing OSC_{in} or f_{IN} sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8** F_oLD for more details on how to route the appropriate divider output to the F_oLD pin.

1.9 POWER CONTROL

Each synthesizer in the LMX233xU device is individually power controlled by device powerdown bits. The powerdown word is comprised of the PWDN RF (PWDN IF) bit, in conjuction with the TRI-STATE ID_o RF (TRI-STATE ID_o IF) bit. The powerdown control word is used to set the operating mode of the device. Refer to Sections 2.4.4, 2.5.4, 2.6.4, and 2.7.4 for details on how to program the RF or IF powerdown bits.

When either the RF synthesizer or the IF synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The Do RF (Do IF), f_{IN} RF (f_{IN} IF), and $\overline{f_{IN}}$ RF ($\overline{f_{IN}}$ IF) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF and IF synthesizers are powered down. The ${\rm OSC}_{\rm in}$ pin is forced to a HIGH state through an approximate 100 $k\Omega$ resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

Synchronous Powerdown Mode

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

Asynchronous Powerdown Mode

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID _o	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

Notes

- 1. TRI-STATE ${\rm ID_o}$ refers to either the TRI-STATE ${\rm ID_o}$ RF or TRI-STATE ${\rm ID_o}$ IF bit .
- 2. PWDN refers to either the PWDN RF or PWDN IF bit.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit *Data*[19:0] *Field* and a 2-bit *Address*[1:0] *Field* as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in **Section 2.3 CONTROL REGISTER CONTENT MAP**.

MSB			LSB
	Data[19:0]		Address[1:0]
21		2	1 0

2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Addre	ss[1:0]	Target
Fi	eld	Register
0	0	IF R
0	1	IF N
1	0	RF R
1	1	RF N

2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

Reg.	Reg. Most Significant Bit	Significa	int Bit							SHIF	T REGI	SHIFT REGISTER BIT LOCATION	3IT LOC	ATION						Least	Least Significant Bit	ant Bir
	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	∞	7	9	2	4	ဗ	2	-	0
										Data	Data Field										Ada	Address
																					Fi	Field
FR		F _o LD0 F _o LD2 TRI-	TRI-	Ω	_OA																	
			STATE ID。 IF		POL							Ħ H	IF R_CNTR[14:0]	[14:0]							0	0
Z	PWDN	I PRE	:																			
	Щ	Щ				=	IF N_CNTRB[10:0]	TRB[10:	:0]							<u>L</u>	IF N_CNTRA[6:0]	{A[6:0]			0	-
RF B	RF R F _o LD1 F _o LD3	F _o LD3	표	۵	PD_																	
			STATE ID _o RF		POL							R	RF R_CNTR[14:0]	R[14:0]							-	0
RF N	RF N PWDN	I PRE																				
	Ħ.	Ä				Œ	RF N_CNTRB[10:0]	JTRB[10	[0:							Ä	RF N_CNTRA[6:0]	3A[6:0]			-	-

2.4 IF R REGISTER

The IF R register contains the IF R_CNTR, PD_POL IF, ID $_{\rm o}$ IF, and TRI-STATE ID $_{\rm o}$ IF control words, in addition to two bits that compose the F $_{\rm o}$ LD control word. The detailed descriptions and programming information for each control word is discussed in the following sections. IF R_CNTR[14:0]

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER E	BIT LC	CATI	ON				Leas	t Sigr	nificai	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Doto	Field			•	•		•	•			Ada	ress
										Dala	rieia										Fi	eld
			TRI-																			
IF	E 1 D0		STATE	ID ₀	PD_ POL							IF R_	CNTE	R[14:0	1						0	0
R	F _o LD0	F ₀ LD2	ID ₀	IF	IF								0	.[11.0	ı							
			IF		IF																	

2.4.1 IF R_CNTR[14:0] IF Synthesizer Programmable Reference Divider (R Counter)

IF R[2:16]

The IF reference divider (IF R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.


Divide Ratio							IF R	CNTR	[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

IF R[17]

The PD_POL IF bit is used to control the IF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Register Location	Description	Fund	ction
		0	1
IF R[17]	IF Phase Detector Polarity	IF VCO Negative Tuning	IF VCO Positive Tuning Characteristics
		IF R[17] IF Phase Detector	IF R[17] IF Phase Detector IF VCO Negative

IF VCO Characteristics



IF R[18]

The ID_o IF bit controls the IF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o IF	IF R[18]	IF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

IF R[19]

The TRI-STATE ID_o IF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID_o IF bit.

Furthermore, the TRI-STATE ${\rm ID_o}$ IF bit operates in conjuction with the PWDN IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fun	ction
			0	1
TRI-STATE ID _o IF	IF R[19]	IF Charge Pump TRI-STATE Current	IF Charge Pump Normal Operation	IF Charge Pump Output in High Impedance State

2.5 IF N REGISTER

The IF N register contains the IF N_CNTRA, IF N_CNTRB, PRE IF, and PWDN IF control words. The IF N_CNTRA and IF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS [®]	TER B	IT LC	CATI	ON				Leas	t Sigr	nificai	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							•			Data	Field											lress eld
IF N	PWDN	PRE				IF N	N_CN	TRB[1	0:0]							IF N_	CNTF	A[6:0]			0	1

IF N[2:8]

The IF N_CNTRA control word is used to setup the IF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The IF N_CNTRA control word can be programmed to values ranging from 0 to 15. The three most significant bits are 'don't care bits' in this case.

Divide Ratio			I	F N_CNTRA[6:0)]		
	6	5	4	3	2	1	0
0	X	X	Х	0	0	0	0
1	X	X	X	0	0	0	1
•	•	•	•	•	•	•	•
15	X	X	X	1	1	1	1

2.5.2 IF N_CNTRB[10:0] IF Synthesizer Programmable Binary Counter (B Counter)

IF N[9:19]

The IF N_CNTRB control word is used to setup the IF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The IF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide					IF N	I_CNTRB[1	0:0]				
Ratio	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

2.5.3 PRE IF IF Synthesizer Prescaler Select

IF N[20]

The IF synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Function		
			0	1	
PRE IF	IF N[20]	IF Prescaler Select	8/9 Prescaler	16/17 Prescaler	
			Selected Selected		

2.5.4 PWDN IF IF SYNTHESIZER POWERDOWN

IF N[21]

The PWDN IF bit is used to switch the IF PLL between a powered up and powered down mode.

Furthermore, the PWDN IF bit operates in conjuction with the TRI-STATE ID, IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
PWDN IF	IF N[21]	IF Powerdown	IF PLL Active	IF PLL Powerdown	

2.6 RF R REGISTER

The RF R register contains the RF R_CNTR, PD_POL RF, IDo RF, and TRI-STATE IDo RF control words, in addition to two bits that compose the FoLD control word. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER B	BIT LO	CATI	ON			Leas	t Sigr	nificai	nt Bit
	21	20	19	18	17	16	15 14 13 12 11 10 9 8 7 6 5 4 3 2										1	0			
		Data Field													Address						
	Data Field														Fi	Field					
RF			TRI-																		
R			STATE	IDο	PD_							DE D	CNITI	254.4.0	.1						0
	F ₀ LD1	F _o LD3	ID ₀	RF	POL		RF R_CNTR[14:0]											'	0		
			RF		RF																

2.6.1 RF R_CNTR[14:0] RF Synthesizer Programmable Reference Divider (R Counter) RF R[2:16]

The RF reference divider (RF R_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio		RF R_CNTR[14:0]													
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


RF Synthesizer Phase Detector Polarity 2.6.2 PD_POL RF

RF R[17]

The PD_POL RF bit is used to control the RF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Function			
			0	1		
PD_POL RF	RF R[17]	RF Phase Detector	RF VCO Negative RF VCO Positive			
		Polarity	Tuning	Tuning		
			Characteristics Characteristics			

RF VCO Characteristics



2.6.3 ID_o RF RF

RF Synthesizer Charge Pump Current Gain

RF R[18]

The ID_o RF bit controls the RF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID _o RF	RF R[18]	RF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

2.6.4 TRI-STATE ID, RF RF Synthesizer Charge Pump TRI-STATE Current

RF R[19]

The TRI-STATE ${\rm ID_o}$ RF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ${\rm ID_o}$ RF bit.

Furthermore, the TRI-STATE ${\rm ID_o}$ RF bit operates in conjuction with the PWDN RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
TRI-STATE ID _o RF	RF R[19]	RF Charge Pump	RF Charge Pump RF Charge Pump		
		TRI-STATE Current	Normal Operation	Output in High	
				Impedance State	

2.7 RF N REGISTER

The RF N register contains the RF N_CNTRA, RF N_CNTRB, PRE RF, and PWDN RF control words. The RF N_CNTRA and RF N_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	g. Most Significant Bit SHIFT REGISTER BIT LOCATION Least Significant													nifica	nt Bit	
	21	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2													1	0
	Data Field													lress eld		
RF N	PWDN PRE RF N_CNTRB[10:0] RF N_CNTRA[6:0]											1	1			

2.7.1 RF N_CNTRA[6:0] RF Synthesizer Swallow Counter (A Counter)

RF N[2:8]

The RF N_CNTRA control word is used to setup the RF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF N_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio	RF N_CNTRA[6:0]											
	6	6 5 4 3 2 1 0										
0	0	0	0	0	0	0	0					
1	0	0	0	0	0	0	1					
•	•	•	•	•	•	•	•					
127	1	1	1	1	1	1	1					

2.7.2 RF N_CNTRB[10:0] RF Synthesizer Programmable Binary Counter (B Counter) RF N[9:19]

The RF N_CNTRB control word is used to setup the RF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF N_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF N_CNTRB[10:0]											
Ratio	10	9	8	7	6	5	4	3	2	1	0		
3	0	0	0	0	0	0	0	0	0	1	1		
4	0	0	0	0	0	0	0	0	1	0	0		
•	•	•	•	•	•	•	•	•	•	•	•		
2047	1	1	1	1	1	1	1	1	1	1	1		

2.7.3 PRE RF

RF Synthesizer Prescaler Select

RF N[20]

The RF synthesizer utilizes a selectable dual modulus prescaler.

LMX2330U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Function	
			0	1
PRE RF	RF N[20]	RF Prescaler Select	32/33 Prescaler	64/65 Prescaler
			Selected	Selected

LMX2331U and LMX2332U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Function		
			0	1	
PRE RF	RF N[20]	RF Prescaler Select	64/65 Prescaler Selected	128/129 Prescaler Selected	

2.7.4 PWDN RF RF SYNTHESIZER POWERDOWN

RF N[21]

The PWDN RF bit is used to switch the RF PLL between a powered up and powered down mode.

Furthermore, the PWDN RF bit operates in conjuction with the TRI-STATE ${\rm ID_o}$ RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function	
			0	1
PWDN RF	RF N[21]	RF Powerdown	RF PLL Active	RF PLL Powerdown

2.8 F_oLD[3:0]


MULTI-FUNCTION OUTPUT SELECT


[RF R[20], IF R[20], RF R [21], IF R[21]]

The F_oLD control word is used to select which signal is routed to the F_oLD pin.


F _o LD3	F _o LD2	F _o LD1	F _o LD0	F _o LD Output State	
0	0	0	0	LOW Logic State Output	
0	0	0	1	IF PLL R Divider Output, Push-Pull Output	
0	0	1	0	RF PLL R Divider Output, Push-Pull Output	
0	0	1	1	Open Drain Fastlock Output	
0	1	0	0	IF PLL Analog Lock Detect, Push-Pull Output	
0	1	0	1	IF PLL N Divider Output, Push-Pull Output	
0	1	1	0	RF PLL N Divider Output, Push-Pull Output	
0	1	1	1	Reset IF Counters, LOW Logic State Output	
1	0	0	0	RF Analog Lock Detect, Push-Pull Output	
1	0	0	1	IF PLL R Divider Output, Push-Pull Output	
1	0	1	0	RF PLL R Divider Output, Push-Pull Output	
1	0	1	1	Reset RF Counters, LOW Logic State Output	
1	1	0	0	RF and IF Analog Lock Detect, Push-Pull Output	
1	1	0	1	IF PLL N Divider Output, Push-Pull Output	
1	1	1	0	RF PLL N Divider Output, Push-Pull Output	
1	1	1	1	Reset All Counters, LOW Logic State Output	

Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMENDATION




DIMENSIONS ARE IN MILLIMETERS



MTC20 (Rev E)

20-Pin Thin Shrink Small Outline Package (TM)


NS Package Number MTC20



DIMENSIONS ARE IN MILLIMETERS


RECOMMENDED LAND PATTERN

1:1 RATIO WITH PACKAGE SOLDER PADS




24-Pin Chip Scale Package (SLB) **NS Package Number SLB24A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS

RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS



20-Pin Ultra Thin Chip Scale Package (SLE)
NS Package Number SLE20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560