

# LM8207

# TFT 18 Gamma Buffer + V<sub>COM</sub> Driver + Voltage Reference

# **General Description**

The LM8207 is a combination of 18-channel gamma buffers, a V<sub>COM</sub> driver and a temperature compensated internal voltage reference. It is designed for buffering voltage levels and driving high capacitive loads in large TFT panels. The gamma buffers are individually optimized to the input/output requirements of their respective gamma position to cover the whole voltage range from rail to rail. Any desired gamma correction curve can be obtained by combining the gamma buffers with external resistors. The  $V_{\text{COM}}$  driver has a high output current capability and is stable with large capacitive loads, typical for large panel sizes. This will result in a fast recovery time for large voltage variations at the output. The internal band gap reference can be used to form a highly stable voltage to generate the gamma correction voltages. In combination with the internal amplifier, the reference voltage can be programmed to voltages up to the positive rail. The LM8207 is offered in a 48-pin TSSOP package.


### **Features**

- Gamma buffers 1-2 swing to V<sub>DD</sub>
- Gamma buffers 17-18 swing to V<sub>SS</sub>
- Large output current V<sub>COM</sub> driver (I<sub>SC</sub> = 300 mA)
- Stable (1%) internal 1.295V reference, to improve picture quality and reduce variations
- 48-pin TSSOP package

# **Applications**

■ TFT gamma curve connection and V<sub>COM</sub> voltage buffering

# **TFT Panel Block Diagram**



# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 3)

Human Body2.5 kVMachine Model250VSupply Voltage ( $V_{DD}$  -  $V_{SS}$ )18VStorage Temperature Range $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Junction Temperature (Note 4) +150°C

Soldering Information

Infrared or Convection (20 sec.) 230°C Wave Soldering (10 sec.) 260°C

# **Operating Ratings** (Note 1)

Operating Temperature Range -40°C to +105°C
Operating Voltage Range 6V to 16V
Parking Thermal Paristones (Voltage A)

Package Thermal Resistance,  $\theta_{JA}$  (Note 4)

48-Pin TSSOP 84°C/W

# **16V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25\,^{\circ}\text{C}$ ,  $V_{DD} = 16\text{V}$ ,  $V_{SS} = 0\text{V}$ , &  $C_{LOAD} = 100$  pF (Gamma &  $V_{COM}$  Buffers). **Boldface** limits apply at the temperature extremes. (Note 5)

Symbol	Parameter	Conditions		Min (Note 6)	Typ (Note 7)	Max (Note 6)	Units
Gamma Buffer	'S	1		1 (/	, ,	1 (/	
BW_Gamma	-3 dB Bandwidth				2		MHz
SR_Gamma	Slew Rate (Note 8)				1		V/µs
T <sub>REC</sub> _Gamma	Output Recovery Time (Note 9)				400		ns
V <sub>IN</sub> _Gamma	Input Voltage Range	Buffer 1-2	Positive		$V_{DD}$		
			Negative		V <sub>SS</sub> +0.6		
		Buffer 3-8 & 11-16	Positive		V <sub>DD</sub> -0.6		
			Negative		V <sub>SS</sub> +0.6		
		Buffer 9	Positive		V <sub>DD</sub> -0.6		V
			Negative		V <sub>SS</sub>		V
		Buffer 10	Positive		V <sub>DD</sub> -0.6		
			Negative		V <sub>SS</sub> +0.6		
		Buffer 17-18	Positive		V <sub>DD</sub> -0.6		
			Negative		V <sub>SS</sub>		
V <sub>OUT</sub> _Gamma	Output Voltage Range	Buffer 1-2,	Positive	V <sub>DD</sub> -0.25	V <sub>DD</sub> -0.1		3
		No Load	Negative		V <sub>SS</sub> +1.5	V <sub>SS</sub> +1.6	
		Buffer 3-8 & 11-16	Positive	V <sub>DD</sub> -1.2	V <sub>DD</sub> -1.1		
		No Load	Negative		V <sub>SS</sub> +0.6	V <sub>SS</sub> +0.7	V
		Buffer 9, No Load	Positive	V <sub>DD</sub> -1.0	V <sub>DD</sub> -0.8		
			Negative		V <sub>SS</sub> +0.8	V <sub>SS</sub> +0.9	
		Buffer 10,	Positive	V <sub>DD</sub> -1.2	V <sub>DD</sub> -1.1		
		No Load	Negative		V <sub>SS</sub> +0.6	V <sub>SS</sub> +0.7	
		Buffer 17-18,	Positive	V <sub>DD</sub> -1.6	V <sub>DD</sub> -1.5		
		No Load	Negative		V <sub>SS</sub> +0.1	V <sub>SS</sub> +0.25	5
I <sub>BIAS</sub> _Gamma	Absolute, Input Bias Current	Within Gamma Buffer Output Voltage Range			30		nA
V <sub>OS</sub> _Gamma	Input Offset Voltage	Buffer 1-2, V <sub>IN</sub> = 8V			5	10	
		Buffer 3-8, 11-16, V <sub>IN</sub> = 8V			1	5	mV
		Buffer 9, V <sub>IN</sub> = 8V			1	5	
		Buffer 10, V <sub>IN</sub> = 8V			1	5	
	Buffer 17-18, V <sub>IN</sub> = 8V		8V		5	10	

# 16V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25$ °C,  $V_{DD} = 16V$ ,  $V_{SS} = 0V$ , &  $C_{LOAD} = 100$  pF (Gamma &  $V_{COM}$  Buffers). **Boldface** limits apply at the temperature extremes. (Note 5)

Symbol	Parameter	Conditions		Min (Note 6)	Typ (Note 7)	Max (Note 6)	Units	
I <sub>OUT</sub> _Gamma	Linear Output Current	Buffer 1-2	Sourcing	20	46	(111111)		
-001	(Note 10)		Sinking	0.2	0.33		1	
	,	Buffer 3-8 & 11-16	Sourcing	10	24.5			
			Sinking	3.5	5.5		_	
		Buffer 9	Sourcing	4.5	9.4		_	
			Sinking	15	27		mA	
		Buffer 10	Sourcing	23	34.8		1	
			Sinking	3.5	5.5		1	
		Buffer 17-18	Sourcing	0.2	0.33		_	
		Ballot 17 10	Sinking	20	50		_	
PSRR	Power Supply Rejection Ratio	$V_{DD}$ - $V_{SS}$ = 6V to 1		75	88		dB	
V <sub>COM</sub> Driver	Tower capply rejection ridge	VDD VSS - OV 10	101	70	00		ub.	
BW_V <sub>COM</sub>	Bandwidth				10		MHz	
SR_ V <sub>COM</sub>	Slew Rate (Note 8)				4.5		V/µs	
T_REC_V <sub>COM</sub>	Output Recovery Time (Note 9)				200		ns	
V <sub>IN</sub> _V <sub>COM</sub>	Input Voltage Range	Positive			V <sub>DD</sub>		V	
III— COM	, and a sign of grant gr	Negative			V <sub>SS</sub> +0.6			
$V_{OUT}V_{COM}$	Output Voltage Range	No Load	Positive	V <sub>DD</sub> -1.0	V <sub>DD</sub> -0.7			
-001= -COM		1.10 2000	Negative	. 00	V <sub>SS</sub> +0.9	V <sub>SS</sub> +1.2	1.2 V	
I <sub>BIAS</sub> _V <sub>COM</sub>	Input Bias Current	Within V <sub>COM</sub> Buffer				- 33	_	
BIAGE COM	·	Voltage Range			50		nA	
V <sub>OS</sub> _V <sub>COM</sub>	Input Offset Voltage	V <sub>IN</sub> = 8 V			1	10	mV	
I <sub>OUT_LIN_</sub> V <sub>COM</sub>	Linear Output Current	Sourcing			160			
	(Notes 10, 11)	Sinking			150		mA	
I <sub>OUT</sub> SC_V <sub>COM</sub>	Short Circuit Output Current	Sourcing		220	300			
	(Notes 11, 12)	Sinking		220	300		- mA	
PSRR	Power Supply Rejection Ratio	$V_{DD}$ - $V_{SS}$ = 6V to 1	16V	75	88		dB	
Voltage Refere		00						
V <sub>REF</sub>	Voltage	No Load		1.28	1.295	1.31	V	
Reg <sub>LOAD</sub>	Load Regulation	I <sub>OUT</sub> = 0 to 10 mA			0.14		mV/mA	
V <sub>REF_ACC</sub>	Voltage Accuracy	No Load, $V_{REF} = 1.295V$			1		%	
V <sub>REF_MAX</sub>	Max Programming Range	I <sub>OUT</sub> = 4 mA			V <sub>DD</sub> -0.3		V	
I <sub>IN</sub> _V <sub>REF</sub>	Input Bias Current	Within V <sub>REF</sub> Output Voltage Range			10	50	nA	
TC_V <sub>REF</sub>	Temperature Stability	<u> </u>			70		ppm/°C	
I <sub>OUT</sub> _V <sub>REF</sub>	Max Output Current	Sourcing, V <sub>OUT</sub> = 1.	.295 V		71		mA	
PSRR	Power Supply Rejection Ratio (Line Regulation)			70	80		dB	
Miscellaneous		1					1	
I <sub>S</sub>	Supply Current			4.5	6.5	8.5 <b>9.5</b>	mA	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: When the output of the  $V_{COM}$  buffer exceeds the supply rails, while sinking or sourcing 100 mA, the  $V_{COM}$  output is susceptible to latch.

Note 3: Human body model, 1.5 k $\Omega$  in series with 100 pF. Machine model,  $0\Omega$  in series with 200 pF

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 5: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing condition result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical table under conditions of internal self-heating where  $T_J > T_A$ .

## 16V Electrical Characteristics (Continued)

Note 6: All limits are guaranteed by design or statistical analysis.

Note 7: Typical values represent the parametric norm at the time of characterization.

Note 8: Slew Rate is measured for V<sub>IN</sub> = 4 V<sub>PP</sub>. 10% -90% values are used. Slew rate is the average of the rising and falling slew rates

Note 9: 4 V<sub>PP</sub> pulse (50 ns rise time) applied to one side of 100 pF series output capacitance, other side connected to output of buffer. Output to within 0.1% of input voltage.


Note 10: Linear output current measured at  $|V_{OUT} - V_{IN}| = 0.1V$ .

Note 11: This is a momentary test. Continuous large output currents may result in exceeding the maximum power dissipation and damage the device.

Note 12: Short circuit current measured at  $|V_{OUT} - V_{IN}| = 1V$ .

# **Connection Diagram**

#### 48-Pin TSSOP



**Pin Descriptions** 

Pin #	Description	Remark
1	OUT_V <sub>REF</sub>	Reference voltage amplifier output
2	NC	No connection
3	IN_1	Input gamma buffer 1
4	IN_2	Input gamma buffer 2
5	IN_3	Input gamma buffer 3
6	IN_4	Input gamma buffer 4
7	IN_5	Input gamma buffer 5
8	IN_6	Input gamma buffer 6
9	IN_7	Input gamma buffer 7
10	IN_8	Input gamma buffer 8
11	IN_9	Input gamma buffer 9
12	$V_{DD}$	Positive supply voltage (V <sub>DD</sub> )
13	IN_10	Input gamma buffer 10
14	IN_11	Input gamma buffer 11
15	IN_12	Input gamma buffer 12
16	IN_13	Input gamma buffer 13
17	IN_14	Input gamma buffer 14
18	IN_15	Input gamma buffer 15
19	IN_16	Input gamma buffer 16
20	IN_17	Input gamma buffer 17
21	IN_18	Input gamma buffer 18


# Pin Descriptions (Continued)

NC	No connection
IN_V <sub>COM</sub>	Input V <sub>COM</sub>
OUT_V <sub>COM</sub>	Output V <sub>COM</sub>
NC	No connection
OUT_18	Output gamma buffer 18
OUT_17	Output gamma buffer 17
OUT_16	Output gamma buffer 16
OUT_15	Output gamma buffer 15
OUT_14	Output gamma buffer 14
OUT_13	Output gamma buffer 13
OUT_12	Output gamma buffer 12
OUT_11	Output gamma buffer 11
OUT_10	Output gamma buffer 10
V <sub>SS</sub>	Negative supply voltage (V <sub>SS</sub> )
OUT_9	Output gamma buffer 9
OUT_8	Output gamma buffer 8
OUT_7	Output gamma buffer 7
OUT_6	Output gamma buffer 6
OUT_5	Output gamma buffer 5
OUT_4	Output gamma buffer 4
OUT_3	Output gamma buffer 3
OUT_2	Output gamma buffer 2
OUT_1	Output gamma buffer 1
NC	No connection
IN_V <sub>REF</sub>	Reference voltage amplifier feedback input
	IN_V <sub>COM</sub> OUT_V <sub>COM</sub> NC OUT_18 OUT_17 OUT_16 OUT_15 OUT_14 OUT_13 OUT_12 OUT_11 OUT_10 V <sub>SS</sub> OUT_9 OUT_8 OUT_7 OUT_6 OUT_5 OUT_4 OUT_5 OUT_4 OUT_3 OUT_2 OUT_4 OUT_3 OUT_2 OUT_1 OUT_5 OUT_2 OUT_1 NC

# **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing	
48-Pin TSSOP	LM8207MT	- LM8207MT -	38 Units/Rail	MTD48	
46-FIII 1330F	LM8207MTX		1k Units Tape and Reel	IVITD46	

# **Block Diagram**




# **Typical Performance Characteristics** At $T_J = 25^{\circ}C$ , $V_{DD} = 16V$ , $V_{SS} = 0V$ . Unless otherwise specified.


#### **Output Voltage Swing (Negative rail)**




# Voltage Drop vs. Output Current (V<sub>COM</sub> Buffer)




#### Voltage Drop vs. Output Current (Gamma Buffer)




#### **Output Voltage Swing (Positive rail)**



# Voltage Drop vs. Output Current ( $V_{COM}$ Buffer)




#### Voltage Drop vs. Output Current (Gamma Buffer)




# **Typical Performance Characteristics** At $T_J = 25^{\circ}C$ , $V_{DD} = 16V$ , $V_{SS} = 0V$ . Unless otherwise specified. (Continued)


Offset Voltage vs. Supply Voltage (Gamma Buffer)




Recovery Time ( $V_{COM}$  Buffer) Negative Slope ( $C_L = 100 \text{ pF}$ )




Large Signal Transient Response ( $V_{COM}$  Buffer) Negative Slope ( $C_L = 100 \text{ pF}$ )




Offset Voltage vs. Supply Voltage (V<sub>COM</sub> Buffer)



Recovery Time ( $V_{COM}$  Buffer) Positive Slope ( $C_L = 100 pF$ )




Large Signal Transient Response ( $V_{COM}$  Buffer) Positive Slope ( $C_L = 100 \text{ pF}$ )




# Typical Performance Characteristics At $T_J = 25^{\circ}C$ , $V_{DD} = 16V$ , $V_{SS} = 0V$ . Unless otherwise specified. (Continued)


#### **Frequency Response for Various Temperature** (V<sub>COM</sub> Buffer)



Gain/Phase (Gamma Buffer)  $(C_L = 100 pF)$ 




Recovery Time (Gamma Buffer 3-16) Negative Slope  $(C_L = 100 pF)$ 




20137912

#### Frequency Response for Various Load (V<sub>COM</sub> Buffer)




20137934

PSRR (V<sub>COM</sub> Buffer)




Recovery Time (Gamma Buffer 3-16) Positive Slope  $(C_L = 100 pF)$ 




# Typical Performance Characteristics At $T_J$ = 25°C, $V_{DD}$ = 16V, $V_{SS}$ = 0V. Unless otherwise

specified. (Continued)

Large Signal Transient Response (Gamma Buffer 3-16) Negative slope ( $C_L = 100 \text{ pF}$ )




Large Signal Transient Response (Gamma Buffer 3-16) Positive slope ( $C_L = 100 \text{ pF}$ )




20137918


Frequency Response for Various Load (Gamma Buffer)




Frequency Response for Various Temperature (Gamma Buffer)



Gain/Phase (Gamma Buffer)  $(C_L = 100 \text{ pF})$ 





PSRR (Gamma Buffer)




# **Typical Performance Characteristics** At $T_J = 25^{\circ}C$ , $V_{DD} = 16V$ , $V_{SS} = 0V$ . Unless otherwise specified. (Continued)

Supply Current vs. Supply Voltage






#### Voltage Reference vs. Output Current



20137940

#### **Voltage Reference PSRR** (Line Regulation)



# **Application Section**

#### INTRODUCTION

The performance capabilities of TFT-LCD's increase rapidly, with constant improvements such as larger sizes, higher resolution, and greater brightness. Today's LCD's have screen resolutions of over 1 Mega pixel and higher. The LM8207 can be used to improve the performance of an LCD. It is designed for buffering 18 gamma voltage levels and driving the  $V_{\rm COM}$  level. These voltage levels can be derived from a highly stable Voltage Reference, which is included in the LM8207. The LM8207 meets the design requirements that combine technical improvement with the demand for cost effective solutions.

The following sections discuss the principle operation of a TFT-LCD and the principle operation of the LM8207 which includes sections on each of the following: the Voltage Reference, the Gamma Buffers, and the  $V_{\rm COM}$  Buffer. After this, the next sections present a typical LM8207 configuration and consider the maximum power dissipation. The end of this application section introduces the evaluation board and presents layout recommendations.

#### PRINCIPLE OPERATION OF A TFT-LCD

This section offers a brief overview of the principle operating of TFT-LCD's. There is a detailed description of how information is presented on the display. An explanation of how data is written to the screen pixels and how the pixels are selected is also included.




FIGURE 1. Individual LCD Pixel

Figure 1 shows a simplified illustration of an individual LCD pixel. The top and bottom plates of a pixel consist of Indium-Tin Oxide (ITO), which is a transparent, electrically conductive material. ITO lies on the inner surfaces of two glass substrates that are the front and back glass panels of a TFT display. Sandwiched between two ITO plates is an insulating material (liquid crystal). This alters the polarization of light, depending on how much voltage (V<sub>PIXEL</sub>) is applied across the two plates. Polarizer's are placed on the outer surfaces of the two glass substrates. In combination with the liquid

crystal, the polarizer's create a variable light filter that modulates light transmitted from the back to the front of a display. A pixel's bottom plate lies on the backside of a display where a light source is applied, and the top plate lies on the front, facing the viewer. For most TFT displays, a pixel transmits the greatest amount of light when  $V_{\text{PIXEL}} \leq \pm 0.5 \text{ V}$ , and it becomes less transparent as the voltage increases with either a positive or negative polarity.

For color displays, each pixel is built with three individual sub pixels. Each sub pixel represents a primary color. These colors are Red, Green and Blue (RGB). Combining these three primary colors every user-defined color can be created.

Figure 2 shows a simplified diagram of a TFT display, showing how individual pixels are connected to the row, column and V<sub>COM</sub> driver. Each pixel is represented by a capacitor with a NMOS transistor connected to its top plate. Pixels in a TFT panel are arranged in rows and columns. Row lines are connected to the NMOS gates, and column lines to the NMOS sources. The back plate of every pixel is connected to a common voltage called  $V_{\text{COM}}$ . The voltage applied to the top plates (also called gamma voltage) controls the pixel brightness. The column drivers supply this gamma voltage via the column lines, and 'write' this voltage to the pixels one row at a time. This is accomplished by having the row drivers selecting an individual row of pixels when the column driver writes the gamma voltage levels. The row drivers sequentially apply a large positive pulse (typically 25V to 35V) to each row line. This turns on the NMOS transistors connected to an individual row, allowing voltage from the column lines to be written to the pixels.




FIGURE 2. TFT Display

The  $V_{COM}$  driver (buffer) supplies a common voltage ( $V_{COM}$ ) to all the pixels in a TFT panel.  $V_{COM}$  is a constant DC voltage that is in the middle of the gamma voltage range. As a result, when a column driver writes to a row of pixels, the applied voltages are either positive or negative with respect to  $V_{COM}$ . In fact, the polarity of a pixel is reversed each time a row is selected, preventing a pattern from being 'burned' into the LCD.




FIGURE 3. Block Diagram of a Typical TFT-LCD

Figure 3 shows how the display information is refreshed. Using the row and column drivers, one pixel is addressed at the display. The column driver receives the digital color data from the timing controller. The corresponding gamma voltage will be determined, using the gamma correction curve. In fact, the gamma correction curve is just a voltage reference with 18 output tabs, which presets the color intensity settings. This gamma voltage is written to the pixel. The column driver selects one column at the time; the changing in the load may affect the 'tabs' of the gamma correction curve. This problem can be solved using 'gamma buffers' to isolate the gamma correction curve from the column driver.

#### **PRINCIPLE OPERATION of the LM8207**

The LM8207 combines three basic functions used in TFT displays:

#### Voltage Reference

To improve picture quality and to reduce brightness variations, a highly stable reference voltage is available. It has a low drift over the operation temperature range. This output voltage (OUT\_V\_REF) is used as the reference voltage to define the gamma correction values.

#### Gamma Buffers

The gamma correction curve can be defined easily using an external chain of precision resistors. To ensure load independent gamma correction levels, 18 gamma buffers, each having a low output resistance, can be used to drive the TFT display column drivers.

#### V<sub>COM</sub> Buffer

The  $V_{COM}$  buffer supplies a common voltage, which is applied to the back plate of all the pixels. Writing color information to all the pixels will cause high current variations at the  $V_{COM}$  level so this  $V_{COM}$  buffer is designed for driving large output currents.

These three functions are discussed in detail in the following sections.

#### **VOLTAGE REFERENCE**

The internal Voltage Reference of the LM8207 can be used to improve picture stability. This accurate reference is highly stable over the operation temperature range. The output voltage (OUT\_ $V_{\rm REF}$ ) of the Voltage Reference can be set using two external resistors. In the next two sections, the possibilities for setting the output voltage of the Voltage Reference and the operating range of the Voltage Reference are discussed.

# SETTING THE OUTPUT VOLTAGE OF THE VOLTAGE REFERENCE

The output voltage of the Voltage Reference Amplifier (OUT\_ $V_{REF}$ ) can be set using the internal reference in combination with the internal amplifier and two external resistors. In *Figure 4* a typical application circuit for  $V_{REF}$  is given.




FIGURE 4. Typical Application Circuit for V<sub>REF</sub>

To calculate the output voltage of the Voltage Reference Amplifier (OUT $_{\rm VREF}$ ) use the following equation:

OUT\_V<sub>REF</sub> = 1.295 x 
$$\left(\frac{R_1 + R_2}{R_2}\right)$$
 +  $R_1$  x  $I_{IN_V_{REF}}$  (1)

As can be seen in the Electrical Characteristics Table on page 3,  $I_{\rm IN\_V_{REF}}$  has a typical value of –10 nA. Using resistor values for  $R_1$  = 9 k $\Omega$  and  $R_2$  = 1 k $\Omega$  this results in a gain of 10 and OUT\_V\_REF = 12.95 V an error will be introduced of –10 nA\*9 k $\Omega$  = –90  $\mu V$ . This error can be neglected. The simplified formula for calculating the OUT\_V\_REF is:

OUT\_V<sub>REF</sub> = 1.295 x 
$$\left(\frac{R_1 + R_2}{R_2}\right)$$
 (2)

Example:

 $V_{DD} = 16V$ 

 $OUT_V_{REF} = 14.4V$ 

Choose  $\rm R_2=5~k\Omega.$  Using Equation (2), this will result in  $\rm R_1=50.6~k\Omega$ 

# THE OPERATING RANGE OF THE VOLTAGE REFERENCE

The output of the Voltage Reference Amplifier has a minimum of 1.295V ( $R_1=0$ ). This is determined by the value of the internal reference. The maximum output voltage (OUT\_V\_REFMAX) can approach the positive supply rail V\_DD. The voltage is limited by the output resistance ( $R_{\rm OUT}$ ) of the output stage of the internal amplifier and depends on the load current. Figure 5 shows the operating output voltage range.




FIGURE 5. Operating Output Voltage Range

The minimum headroom (OUT\_V\_REF with respect to the positive supply rail  $V_{\rm DD}$ ) can be measured using the test circuit shown in *Figure 6*.




FIGURE 6. Headroom Test Circuit with Variable Output
Current Load

The headroom is measured by varying both the supply voltage and the output current ( $I_{LOAD}$ ) for a fixed programmed value of OUT\_V<sub>REF</sub>. As shown in *Figure 7*, the minimum headroom slightly increases for a constant  $V_{DD}$  when the load current increases.




FIGURE 7. Voltage Reference Headroom vs. Load Current

#### **GAMMA BUFFERS**

This section gives an overview for the applications of the gamma buffers and also defines the gamma correction curve. Specifications for the buffers are derived from their operation range. Also included are the formulas for the realization of the gamma correction curve using external resistors. An overview is given for the gamma voltage accuracy, using the LM8207 in combination with external resistors.

As discussed in the section entitled "Principle Operation of a TFT-LCD," the basic function of the gamma buffers is to make the gamma correction curve independent of the behavior of the column driver. Writing data to each subsequent pixel will cause load variations. The gamma buffers have a low impedance output and can handle these variations without changing the gamma correction curve. A typical gamma correction curve is given in *Figure 8*.




FIGURE 8. Typical Gamma Correction Curve

Each buffer covers a part of the correction curve and, therefore, has its own specifications. All buffers require that the output should recover quickly from disturbances caused by the switching of the column driver. The gamma voltage level of each buffer (VGMA1...VGMA18) depends on its position for the levels decrease sequentially. To best utilize the LM8207, each buffer is optimized for its position in the gamma correction curve.

#### • Gamma Buffers 1-2

Operating voltage range:  $V_{\rm DD}$  to  $V_{\rm SS}$  +2V. Due to the operating voltage, only negative transitions at the output are possible. Positive transitions will exceed the supply voltage  $V_{\rm DD}$ . These buffers are able to source current to bias the resistive load of the column driver having an open collector structure. To meet the operating voltage range, these outputs need a resistive load connected to a lower potential sourcing an output current of at least 1 mA.

#### • Gamma Buffers 3-16

Operating voltage range:  $V_{DD}-1V$  to  $V_{SS}+1V$ . Due to the operating range, both positive and negative transitions at the outputs are possible.

#### Gamma Buffers 17-18

Operating voltage range:  $V_{DD}$  - 2 to  $V_{SS}$ . Due to the operating voltage, only positive transitions at the output are possible. Negative transitions will exceed the negative supply voltage  $V_{SS}$ . These buffers are able to sink current from the resistive load of the column driver having an open collector structure. To meet the operating voltage range, these outputs need a resistive load connected to a higher potential sinking an output current of at least 1 mA

#### Example:

A typical application using the LM8207 is given in *Figure 9*. The corresponding gamma correction curve (VGMA1...VGMA18) is defined in *Table 1*. The Voltage Reference supplies the 14.4V to the resistor network. The calculations for the resistor values and for setting the Voltage Reference are shown in the section "Voltage Reference."




FIGURE 9. Typical TFT Display Application Diagram Using the LM8207

The values of the resistors in the gamma correction curve are calculated such that a current of 1 mA flows in the resistor chain.

$$R_{18} = \left(\frac{VGMA18}{I}\right)$$
 and  $R_X = \left(\frac{VGMAx}{I}\right) - \sum_{y=x+1}^{18} R_y$ 

Where x is the index for the corresponding gamma voltage and has a range of 1 to 18.

Using these formulas the resistor values in *Table 1* are calculated. High accuracy resistors values can be realized using 0.1% resistors. A method for fine-tuning the resistor value is to combine two resistors in series.

TABLE 1. Resistor Values for Defining the Gamma
Correction Curve

Gamma Curve Definition				
VGMA Node	VGMA Voltage	Calculated Resistance ( $\Omega$ )		
1	11.59	210		
2	11.38	2200		
3	9.18	670		
4	8.51	670		
5	7.84	430		
6	7.41	280		
7	7.13	980		
8	6.15	80		
9	6.07	170		
10	5.90	80		
11	5.82	980		
12	4.84	280		
13	4.56	430		
14	4.13	670		
15	3.46	730		
16	2.73	2190		
17	0.54	210		
18	0.33	330		

Changing the gamma correction curve, in combination with the load of the column drivers can impact the behavior of the gamma buffers. Gamma buffers 1 and 2 are designed for operating voltages near  $V_{\rm DD}$ , and will source the current into the column drivers. Gamma buffers 17 and 18 are designed for operating voltages near  $V_{\rm SS}$  and will sink this current. Buffers 3 to 16 are designed to operate in the mid-voltage range and can sink or source current. Under special circumstances, by increasing the voltage gap between gamma buffer 1 and gamma buffer 2, in combination with a low impedance load of the column driver between these outputs, the output of buffer 2 has to sink more current than possible, and can saturate. This will result in a setting error of the inputs of the column driver.

For buffer 17 and 18 an identical situation can occur, by increasing the operating voltage range of buffer 17 with respect to buffer 18.

A simple and cost effective solution is to lower the resistance between buffer 2 and 3 or buffer 16 and 17, using an additional by-pass resistor  $R_{\rm S}.$  This method is presented in Figure 10. This will not affect the desired voltage levels, and buffer 3 which has a larger linear output current spec will sink the current instead of buffer 2. The resistor value  $R_{\rm S}$  can be calculated by the voltage drop divided by the current. The resistor value should be low enough to sink this current, otherwise buffer 2 and/or buffer 17 will still saturate.




FIGURE 10. Using additional by-pass resistor to increase current sinking capability

#### **GAMMA VOLTAGE ACCURACY**

Adding buffers to the tabs of the gamma correction resistor chain will make the values more independent of the load variations. Unfortunately, there are some other effects that will influence the gamma values. The following effects determine the accuracy of each gamma voltage.

Major effects are:

- Variation of the internal voltage reference. This can be found in the Electrical Characteristics Table. This is the maximum variation between parts.
- Variation of the feedback resistors used for setting the output voltage of the voltage reference (OUT\_V<sub>REF</sub>). Using high accuracy resistors will result in a small variation of the output voltage between different boards
- The accuracy of the resistors obtained from the gamma correction voltage curve. The gamma correction curve will be affected by the accuracy of the resistors. This will vary over different boards. Temperature variations will not affect this curve.
- Output offset voltage (V<sub>OS</sub>) of the buffers. Variations of V<sub>OS</sub> (output offset voltage) of the buffers, will affect the gamma correction curve. The contribution of V<sub>OS</sub> is higher for the buffers driving the lower gamma voltages.

#### Minor effects are:

 Input current (I<sub>BIAS</sub>) of the gamma buffers. Variations of the input current (I<sub>BIAS</sub>) of the gamma buffers caused by temperature changes, will affect the gamma correction voltages.

# V<sub>COM</sub> BUFFER

The  $V_{\text{COM}}$  buffer supplies a common voltage to the back plate of all the pixels in a TFT panel. When column drivers write to the pixels, current pulses will occur onto the V<sub>COM</sub> line. These pulses are the result of charging the capacitance between  $V_{\text{COM}}$  and the column lines. This capacitance is a combination of stray capacitance and pixel capacitance. This stray capacitance varies between panel sizes but typically ranges from 16 pF to 33 pF per column. Pixel capacitance is in the order of 0.5 pF and contributes very little to these pulses because only one pixel at a time is connected to a column. Charging this capacitance can result in short positive or negative current pulses of 100 mA or more, depending on the panel size. The  $V_{\text{COM}}$  buffer is designed to handle these pulses. A  $V_{\text{COM}}$  buffer is basically a voltage regulator that can sink or source current in large capacitive loads. The V<sub>COM</sub> buffer should recover very fast from these disturbances. The operating voltage of the  $V_{\text{COM}}$  buffer is in the middle of the gamma voltage range.




FIGURE 11. VCOM Buffer

The typical application in Figure 11 shows the  $V_{COM}$  buffer supplying a common voltage to the back plate of the display. This level can be adjusted by changing the value of the resistors. Increasing the value of  $R_1$  or decreasing the value of  $R_2$  will decrease the  $V_{COM}$  level. Increasing the value of  $R_2$  or decreasing the value of  $R_1$  will increase the  $V_{COM}$  level.

Another, more flexible, solution is to use National Semiconductor's programmable  $V_{\rm COM}$  calibrator, the LM8342. The  $V_{\rm COM}$  level can be adjusted using an I²C interface. See the LM8342's datasheet for more detailed information about this part.

#### LM8207 CONFIGURATION

A complete configured typical application of the LM8207 is given in Figure 12. All three basic functions of the LM8207 are discussed in the previous sections. Details for setting the Voltage Reference are given in the "Voltage Reference" section. Calculations for defining a gamma correction curve are given in the section entitled "Gamma Buffers." Defining and adjusting the  $V_{\rm COM}$  level is discussed in the "V $_{\rm COM}$  Buffer" section. The LM8207 is an 18 channel gamma buffer plus a  $V_{\rm COM}$  buffer. In certain applications some of the gamma buffers or the  $V_{\rm COM}$  buffer may not be used. In such cases it is recommended that the unused buffer input pins be tied to the input voltage range value.

#### Application Section (Continued) $50.6 \text{ k}\Omega$ $5 \text{ k}\Omega$ 14.4V $2800\Omega$ OUT\_VREF IN\_1 OUT\_1 $210\Omega$ OUT\_2 IN\_2 $2200\Omega$ IN\_3 OUT\_3 $670\Omega$ IN\_4 OUT\_4 670Ω IN\_5 OUT\_5 $430\Omega$ IN\_6 OUT\_6 280Ω OUT\_7 IN\_7 $980\Omega$ IN\_8 OUT\_8 $\Omega$ 08 IN\_9 OUT\_9 COLUMN $170\Omega$ LM8207 **DRIVERS** IN\_10 OUT\_10 $\Omega$ 08 IN\_11 OUT\_11 $980\Omega$ IN\_12 OUT\_12 $280\Omega$ OUT\_13 IN\_13 $430\Omega$ IN\_14 OUT\_14 $670\Omega$ IN\_15 OUT\_15 730Ω IN\_16 OUT\_16 $2190\Omega$ IN\_17 OUT\_17 $210\Omega$ IN\_18 OUT\_18 $330\Omega$ $V_{\mathsf{REF}}$ **§** 5 kΩ PROGRAMMABLE IN\_V<sub>COM</sub> OUT\_V<sub>COM</sub> O TO DISPLAY V<sub>COM</sub> CALIBRATOR **≩** 5 kΩ LM8342 16V 20137929 FIGURE 12. LM8207 Configuration

#### MAXIMUM POWER DISSIPATION

The maximum power dissipation in the LM8207 TSSOP package depends on the ambient temperature and the increase of the junction temperature of the die. Exceeding the maximum temperature will damage the part. (See the Absolute Maximum Ratings table on page 2 of the datasheet.) The  $V_{\rm COM}$  buffer of the LM8207 is designed for use in pulsed conditions. Driving a continuous current of several hundred mA to a load will damage the part due to the high power consumption of the output stage of the  $V_{\rm COM}$  buffer.

The maximum operating temperature can be calculated using this formula:

$$T_{J} = T_{A} + \theta_{JA} \times P_{DISSIPATION}$$
 (3)

#### Where

T<sub>A</sub> = Ambient temperature

 $\theta_{JA}$  = Thermal resistance of package (See

Operating Ratings table on page 2)

(84°C/W)

P<sub>DISSIPATION</sub> = Total power dissipation of the LM8207

#### Example:

The estimated power consumption of the LM8207 in a steady state situation with no load is:

 $V_{DD} = 16V$ 

 $I_{DD}$  = 6 mA (all buffers within

normal operating range)

 $OUT_V_{REF}$  = 14.4V  $I_{LOAD}$  = 3 mA

 $V_{DD} \times I_{DD}$  = 16 V x 6 mA

 $(V_{DD} - OUT_{-}V_{REF}) \times I_{LOAD} =$ 

 $(16 V - 14.4 V) \times 3 mA = 4.8 mW$ 

Total steady state power

dissipation = 100.8 mW

For an ambient temperature  $T_A$  of 40°C and a dissipated power of 100.8 mW, the junction temperature  $T_J$  will be 49°C. This will not exceed the maximum operating temperature.

Two issues are not considered in the calculation:

- Continuous power dissipation of the gamma buffers. This
  is load dependent, and can be calculated using the voltage drop over the output stage times the output current:
  - $P = (V_{DD}-V_{GMAx}) \times I_{OUT}$  for current sourcing
  - $P = (V_{GMAx}) \times I_{OUT}$  for current sinking
- Pulsed power dissipation of the buffers. The RMS value of this pulsed current depends on the magnitude of the current fluctuations and the duty cycle. This can majorly contribute to the total power dissipation.

#### Example:

When the LM8207 is in steady state biasing, the V buffer is considered at three various load conditions:

I <sub>OUTRMS</sub> (mA)	V <sub>COM</sub> Level (V)	Dissipation (mW)	Temp Rise	T <sub>J</sub>
10	8	80	7	56
50	8	400	35	83
100	8	800	67	107

When  $I_{OUTRMS}$  = 100 mA, the package (T<sub>J</sub>) will exceed the Operating Temperature!

#### **EVALUATION BOARD**

For testing purposes an evaluation board is available. It is intended to evaluate the following functions:

- The Voltage Reference is fully adjustable within the operating range. For optimal output voltage ranges, user defined resistors can be trimmed by using two resistors in series
- The Gamma correction curve is user defined using external resistors. Each optimal value can be achieved by using two series resistors for fine-tuning.
- The V<sub>COM</sub> node input voltage can be achieved using National Semiconductor's LM8342 programmable V<sub>COM</sub> calibrator, or using an external supply.
- For testing, an additional dummy load can be connected to all outputs of the gamma buffers.

#### **Application Section** (Continued) OUT\_1 ₹R8 **≹** R3 R8\* : R3\* OUT\_2 **R**9 R4 ₹**R9\*** 2001\_3 R10 **≹** R6 ₹R10\* <u>OU</u>T\_4 R6\* R14 **≹** R11 R14\* OUT\_5 R11\* R2 R2\* R1 R1\* ₹R15 R12 <sub>IN\_6</sub>**≸** R12\* U1 ₹R16 R13 \_Vref R16\* R13\* OUT 1 OUT\_7 IN 1 4 45 OUT\_2 R21 IN\_2 R17 5 44 IN\_3 OUT\_3 ≹ R21\* OUT\_8 6 43 R17\* OUT\_4 IN\_4 IN\_8 OUT\_5 IN\_5 R22 R18 8 41 IN\_6 OUT\_6 40 9 **₽** R22\* IN\_7 OUT\_7 <sub>IN\_9</sub>} R18\* 10 OUT\_9 OUT\_8 IN\_8 11 **₹**R23 **≸** R19 IN\_9 OUT\_9 13 36 **≹** R23\* OUT\_10 IN\_10 <sub>IN\_10</sub> **₹** R19\* 14 OUT\_11 OUT\_10 IN\_11 15 **₹**R24 R20 IN\_12 OUT\_12 33 16 IN\_13 OUT\_13 **≹** R24\* 17 R20\* OUT\_14 IN\_14 OUT\_11 18 31 IN\_15 OUT\_15 ₹R28 R25 30 19 IN\_16 OUT\_16 20 **₽** R28\* OUT\_17 IN\_17 R25' 21 28 OUT\_12 IN\_18 OUT\_18 22 27 R26 **≹** R29 NC NC 23 24 26 NC **₹** R29\* NC R26\* 25 IN\_VCOM OUT\_VCOM OUT\_13 **≹** R30 R27 **≸** R30\* ۲<sup>37</sup> = R27\* OUT\_14 R34 R31 **≹** R34\* <sub>IN\_15</sub> ₹ R31\* <u>OU</u>T\_15 R35 R35 R35\* <sub>IN\_16</sub> ₹ R32\* <u>OU</u>T\_16 R33 **≸**R36 **≹** R36\* R33\* OUT\_17 R37 **≹**R39 **₽** R39\* ₹ R37\* OUT\_18 **≹** R38 OUT\_VCOM IN\_VCOM 20137950

FIGURE 13. Schematic LM8207 Evaluation Board

#### **Bottom View**




FIGURE 14. Layout of LM8207 Evaluation Board (Actual Size)





FIGURE 15. Layout of LM8207 Evaluation Board (Actual Size)

#### LAYOUT RECOMMENDATIONS

A proper layout is necessary for optimum performance of the LM8207. A low impedance and clean ground plane is recommended. The traces from the  $\rm V_{SS}$  pin to the ground plane should be as short as possible. Decoupling capacitors should be placed very close to the  $\rm V_{DD}$  pin. Connections of these decoupling capacitors to the ground plane should be very short. An additional decoupling capacitor for OUT\_V\_REF is recommended.

Due to the heavy current peaks and short transitions at the  $V_{\rm COM}$  node, traces from the output of the  $V_{\rm COM}$  buffer should be low impedance and as short as possible, to minimize both voltage drops over the trace and unwanted EM disturbances.

# Physical Dimensions inches (millimeters) unless otherwise noted



48-Pin TSSOP NS Package Number MTD48

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560