

LM555JAN Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200mA or drive TTL circuits.

Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes

- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output


Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator


Ordering Information

NS Part Number	JAN Part Number	NS Package Number	Package Description
JL555SPA	JM38510/10901SPA	J08A	8LD Ceramic Dip
JL555SGA	JM38510/10901SGA	H08A	8LD Metal Can

Connection Diagrams




Top View



Top View



Schematic Diagram



20153701

Absolute Maximum Ratings (Note 1)

Supply Voltage	+18V
Discharge Current	+200mA
Output Sink Current	+200mA
Output Source Current	–200mA
Power Dissipation (Note 2)	
Metal Can	300mW @ +125°C
CERDIP	370mW @ +125°C
Operating Temperature Range	$-55^{\circ}C \le T_A \le +125^{\circ}C$
Maximum Junction Temperature (T _{Jmax)}	+175°C
Storage Temperature Range	$-65^{\circ}C \le T_A \le +150^{\circ}C$
Soldering Information (Soldering 10 Seconds)	300°C
Thermal Resistance	
θ_{JA}	
CERDIP Still Air	123°C/W
CERDIP 500LF / Min Air Flow	69°C/W
Metal Can Still Air	171°C/W
Metal Can 500LF / Min Air Flow	92°C/W
θ_{JC}	
CERDIP	18°C/W
Metal Can	41°C/W
ESD Tolerance (Note 3)	1KV

Recommended Operating Conditions

Supply Voltage Range

+4.5V to +16V $_{\rm DC}$

Quality Conformance Inspection Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

Electrical Characteristics DC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I _{cc}	Power Supply Current	V _{CC} = 4.5V			5.0	mA	1, 2, 3
		V _{CC} = 16.5V			20	mA	1, 2, 3
V _{Trig}	Trigger Voltage	$V_{\rm CC} = 4.5 V$		1.3	1.8	V	1
3				1.3	2.1	V	2
				1.15	1.8	V	3
		V _{CC} = 16.5V		5.2	5.8	V	1
				5.2	6.1	V	2
				5.0	5.8	V	3
I _{Trig}	Trigger Current	V _{CC} = 16.5V		-5.0		μA	1, 2, 3
V _{Th}	Threshold Voltage	$V_{\rm CC} = 4.5 V$		2.7	3.3	V	1
				2.6	3.4	V	2, 3
		V _{CC} = 16.5V		10.7	11.3	V	1
				10.6	11.4	V	2, 3
I _{Th}	Threshold Current	V _{CC} = 16.5V			250	nA	1, 2
					2,500	nA	3
V _{OL} L	Logical "0" Output Voltage	V _{CC} = 4.5V, I _{Sink} = 5mA			0.25	V	1
					0.35	V	2, 3
		V _{CC} = 4.5V, I _{Sink} = 50mA			2.2	V	1, 2
					2.6	V	3
		V _{CC} = 16.5V, I _{Sink} = 10mA			0.15	V	1, 3
					0.25	V	2
		V _{CC} = 16.5V, I _{Sink} = 50mA			0.5	V	1, 3
					0.7	V	2
		V _{CC} = 16.5V, I _{Sink} = 100mA			2.2	V	1
					2.8	V	2, 3
V _{он}	Logical "1" Output Voltage	$V_{CC} = 4.5V, I_{Source} = -100mA$		2.6		V	1, 2
				2.2		V	3
		$V_{CC} = 16.5V, I_{Source} = -100mA$		14.6		V	1, 2
				14		V	3
I _{CEX}	Discharge Transistor Leakage	V _{CC} = 16.5V			100	nA	1, 3
	Current				3,000	nA	2
V _{Sat}	Discharge Transistor Saturation	V _{CC} = 16.5V			0.8	V	1, 3
	Voltage				1.0	V	2
V _R	Reset Voltage	V _{CC} = 16.5V	(Note 4), (Note 5)	0.1	1.3	V	1, 2, 3
I _R	Reset Current	V _{CC} = 16.5V	1	-1.6		mA	1, 2, 3

AC Parameters

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
t _{PLH}	Propagation Delay Time	$V_{\rm CC} = 4.5 V$			800	nS	9, 11
					900	nS	10
		$V_{\rm CC} = 16.5 V$			800	nS	9, 11
					900	nS	10
t _{PHL}	Propagation Delay Time	$V_{\rm CC} = 4.5 V$			12	μS	9, 10, 11
		$V_{\rm CC} = 16.5 V$			12	μS	9, 10, 11

Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
t _{TLH}	Transition Time	$V_{\rm CC} = 4.5 V$			300	nS	9, 10, 11
		V _{CC} = 16.5V			300	nS	9, 10, 11
t _{THL}	Transition Time	$V_{\rm CC} = 4.5 V$			300	nS	9, 10, 11
		V _{CC} = 16.5V			300	nS	9, 10, 11
t _{DOH}	Time Delay Output High	$V_{\rm CC} = 4.5 V$		106.7	113.3	μS	9, 10, 11
	$R_T = 1K\Omega$	V _{CC} = 16.5V		106.7	113.3	μS	9, 10, 11
	Time Delay Output High	$V_{\rm CC} = 4.5 V$		10.67	11.33	mS	9, 10, 11
	R _T = 100KΩ	V _{CC} = 16.5V		10.67	11.33	mS	9, 10, 11
$\Delta t_{D} / \Delta V_{CC}$	Drift In Time Delay	$\Delta V_{CC} = 12,$ $V_{CC} = 4.5V$ to 16.5V	(Note 6)	-220	220	nS/V	9
$\Delta t_{D} / \Delta T$	Temperature Coefficient of Time Delay	V _{CC} = 16.5V		-11	11	nS/°C	10, 11
t _{Ch}	Capacitor Charge Time	$V_{\rm CC} = 4.5 V$		120	156	μS	9, 10, 11
	$R_T = 1K\Omega$	V _{CC} = 16.5V		120	156	μS	9, 10, 11
	Capacitor Charge Time	$V_{\rm CC} = 4.5 V$		11.3	15	mS	9, 10, 11
	R _T = 100KΩ	$V_{\rm CC} = 16.5 V$		11.3	15	mS	9, 10, 11
t _{Dis}	Capacitor Discharge Time	$V_{\rm CC} = 4.5 V$		57.5	80	μS	9, 10, 11
	$R_T = 1K\Omega$	$V_{\rm CC} = 16.5 V$		57.5	80	μS	9, 10, 11
	Capacitor Discharge Time	$V_{\rm CC} = 4.5 V$		5.4	7.7	mS	9, 10, 11
	R _T = 100KΩ	$V_{\rm CC} = 16.5 V$		5.4	7.7	mS	9, 10, 11
Δt _{Ch} / ΔV _{CC}	Drift In Capacitor Charge Time	$\Delta V_{CC} = 12,$ $V_{CC} = 4.5V$ to 16.5V		-820	820	nS/V	9
Δt _{Ch} / ΔT	Temperature Coefficient Capacitor Charge Time	V _{CC} = 16.5V	(Note 6)	-68	68	nS/°C	10, 11
t _{Res}	Reset Time	V _{CC} = 16.5V			1.5	μS	9, 11
					2.0	μS	10

DC Drift Parameters

Delta calculations performed on JAN S devices at Group B, Subgroup 5, only.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{Trig}	Trigger Voltage	$V_{\rm CC} = 16.5 V$		-0.05	0.05	V	1
V _{Th}	Threshold Voltage	$V_{\rm CC} = 16.5 V$		-0.05	0.05	V	1
V _{OL}	Logical "0" Output Voltage	$V_{\rm CC} = 16.5 V, I_{\rm Sink} = 10 {\rm mA}$		-0.05	0.05	V	1
I _{CEX}	Discharge Transistor Leakage Current	V _{CC} = 16.5V		-50	50	nA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Human body model, $1.5K\Omega$ in series with 100pF.

Note 4: Parameter tested go-no-go, only.

Note 5: Datalog reading of 0.7V will reflect the Reset Voltage levels passing and a reading of 0.5V or 1.5V reflects the Reset voltage levels failing the low level or high level respectfully.

Note 6: Calculated parameter.



Typical Performance Characteristics Minimum Pulse Width Supply Current vs. **Required for Triggering Supply Voltage** 12 1.2 V_{CC} = 15V 1.1 1.0 10 MINIMUM PULSE WIDTH (µs) SUPPLY CURRENT (mA) 0.9 +125°C 0.8 8 0.7 0.6 6 т = +25°C 0.5 0.4 4 0.3 0.2 -55°C 2 0.1 0 0 0.1 0.2 0.3 0.4 5 LOWEST VOLTAGE LEVEL OF TRIGGER PULSE (X $\ensuremath{\text{V_{cc}}}\xspace$) SUPPLY VOLTAGE (V) 20153704 High Output Voltage vs. Low Output Voltage vs. **Output Source Current Output Sink Current** 2 10 1.8 T_▲ = --55°C Ħ 1.6 T_A = +25°C 1.4 Vcc - Vour (V) 1.0 1.2 V_{out} (V) T_A = +125°C 1 0.8 0.1 0.6 0.4 0.2 $\rm 5V \leq V_{CC} \leq 15V$ 0.01 0 10 100 1.0 1 I_{SINK} (mA) I_{SOURCE} (mA) 20153720 Low Output Voltage vs. Low Output Voltage vs. **Output Sink Current Output Sink Current** 10 10 + + + + + + + + $V_{CC} = 10V$ V_{CC} = 15V 1.0 1.0 V_{ουτ} (V) +125°C V_{оUT} (V) +25°C -55° °C 0.1 0.1 0.01 0.01 1.0 1.0 10 100 I_{SINK} (mA) I_{SINK} (mA) 20153722

-55°C

+125°C

10

125

10

10

+25[°]C

15

100

20153721

20153719

Vcc = 5V

-55°C


-55°C

+125°C

-55°C

100

20153723



20153725

100

Applications Information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (*Figure 1*). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than 1/3 V_{CC} to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.




FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of t = 1.1 R_A C, at the end of which time the voltage equals 2/3 V_{CC}. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. *Figure 2* shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.




FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to $V_{\rm CC}$ to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in *Figure 4* (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 $V_{\rm CC}$ and 2/3 $V_{\rm CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Applications Information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.





Bottom Trace: Capacitor Voltage 1V/Div.

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 \ (R_A + R_B) \ C \label{eq:t1}$$
 And the discharge time (output low) by:

t₂ = 0.693 (R_B) C

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2 R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:

$$\mathsf{D} = \frac{\mathsf{R}_{\mathsf{B}}}{\mathsf{R}_{\mathsf{A}} + 2\mathsf{R}_{\mathsf{B}}}$$





FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.



TIME = 20µs/DIV. Middle Trace: Output 2V/Div. $R_A = 9.1 k\Omega$ Bottom Trace: Capacitor 2V/Div. $C = 0.01 \mu F$

FIGURE 7. Frequency Divider

PULSE WIDTH MODULATOR

 $V_{CC} = 5V$

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.




FIGURE 8. Pulse Width Modulator

Applications Information (Continued)





FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in *Figure 10*, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. *Figure 11* shows the waveforms generated for a triangle wave modulation signal.








FIGURE 11. Pulse Position Modulator

LINEAR RAMP

When the pull-up resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. *Figure 12* shows a circuit configuration that will perform this function.




FIGURE 12.


Figure 13 shows waveforms generated by the linear ramp. The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$
$$V_{BE} \approx 0.6V$$

$$V_{BE} \simeq 0.6V$$

+V_{cc}

Applications Information (Continued)



 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Input 3V/Div.} \\ TIME=20\mu s/DIV. & \mbox{Middle Trace: Output 5V/Div.} \\ R_1=47 k\Omega & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_2=100 k\Omega & \mbox{R}_E=2.7 \ k\Omega & \mbox{C}=0.01 \ \mu F & \mbox{} \end{array}$

OUTPUT OU

FIGURE 13. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in *Figure 14*. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(\mathsf{R}_{\mathsf{A}} \, \mathsf{R}_{\mathsf{B}}) / (\mathsf{R}_{\mathsf{A}} + \mathsf{R}_{\mathsf{B}}) \right] \mathsf{C} \, \ln \left[\frac{\mathsf{R}_{\mathsf{B}} - 2\mathsf{R}_{\mathsf{A}}}{2\mathsf{R}_{\mathsf{B}} - \mathsf{R}_{\mathsf{A}}} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$

Note that this circuit will not oscillate if $R_{\rm B}$ is greater than 1/2 $R_{\rm A}$ because the junction of $R_{\rm A}$ and $R_{\rm B}$ cannot bring pin 2 down to 1/3 $V_{\rm CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu F$ in parallel with $1\mu F$ electrolytic.


Lower comparator storage time can be as long as 10 μ s when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10 μ s minimum.

Delay time reset to output is $0.47\mu s$ typical. Minimum reset pulse width must be $0.3\mu s$, typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.

Revision History

nevision history							
Date	Revision	Section	Originator	Changes			
Released							
08/04/05	A	New Release to corporate format	L. Lytle	1 MDS datasheet converted into corporate format. MJLM555-X Rev 1A0 to be archived			



LM555JAN Timer

