

# LM4901 Boomer® Audio Power Amplifier Series

## 1.6 Watt Audio Power Amplifier with Selectable Shutdown Logic Level

### General Description

The LM4901 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1 watt of continuous average power to an 8Ω BTL load and 1.6 watts of continuous average power to a 4Ω BTL load with less than 1% distortion (THD+N) from a 5V<sub>DC</sub> power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4901 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4901 features a low-power consumption shutdown mode. To facilitate this, Shutdown may be enabled by either logic high or low depending on mode selection. Driving the shutdown mode pin either high or low enables the shutdown pin to be driven in a likewise manner to enable shutdown.

The LM4901 contains advanced pop & click circuitry which eliminates noise which would otherwise occur during turn-on and turn-off transitions.

The LM4901 is unity-gain stable and can be configured by external gain-setting resistors.

### Key Specifications

■ Improved PSRR at 217Hz & 1KHz	62dB
■ Power Output at 5.0V, 1% THD, 4Ω	1.6W (typ)
■ Power Output at 5.0V, 1% THD, 8Ω	1.07W (typ)
■ Power Output at 3.0V, 1% THD, 4Ω	525mW (typ)
■ Power Output at 3.0V, 1% THD, 8Ω	390mW (typ)
■ Shutdown Current	0.1μA (typ)

### Features

- Available in space-saving packages: LLP, micro SMD, and MSOP
- Ultra low current shutdown mode
- BTL output can drive capacitive loads
- Improved pop & click circuitry eliminates noise during turn-on and turn-off transitions
- 2.0 - 5.5V operation
- No output coupling capacitors, snubber networks or bootstrap capacitors required
- Unity-gain stable
- External gain configuration capability
- User selectable shutdown High or Low logic Level

### Applications

- Mobile Phones
- PDAs
- Portable electronic devices

### Typical Application





FIGURE 1. Typical Audio Amplifier Application Circuit

## Connection Diagrams

### 9 Bump micro SMD




20019823

#### Top View

Order Number LM4901IBL, LM4901IBLX  
See NS Package Number BLA09AAC

### Mini Small Outline (MSOP) Package




20019836

#### Top View

Order Number LM4901MM  
See NS Package Number MUB10A

### LLP Package




200198B3

#### Top View

Order Number LM4901LD  
See NS Package Number LDA10B

### micro SMD Marking




20019870

#### Top View

X - Date Code  
T - Die Traceability  
G - Boomer Family  
Q - LM4901IBL

### MSOP Marking




20019871

#### Top View

G - Boomer Family  
C1 - LM4901MM

### LLP Marking



200198B4

#### Top View

Z - Plant Code  
XY - Date Code  
TT - Die Traceability  
Bottom Line - Part Number

**Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (Note 11)	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to $V_{DD} + 0.3V$
Power Dissipation (Notes 3, 13)	Internally Limited
ESD Susceptibility (Note 4)	2000V
ESD Susceptibility (Note 5)	200V
Junction Temperature	150°C
Thermal Resistance	
$\theta_{JA}$ (micro SMD) (Note 12)	180°C/W
$\theta_{JC}$ (MSOP)	56°C/W

$\theta_{JA}$ (MSOP)	190°C/W
$\theta_{JA}$ (LLP)	63°C/W (Note 14)
$\theta_{JC}$ (LLP)	12°C/W (Note 14)

**Soldering Information**

See AN-1112 "microSMD Wafers Level Chip Scale Package."

See AN-1187 "Leadless Leadframe Package (LLP)."

**Operating Ratings****Temperature Range**

$$T_{MIN} \leq T_A \leq T_{MAX} \quad -40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$$

$$\text{Supply Voltage} \quad 2.0V \leq V_{DD} \leq 5.5V$$

**Electrical Characteristics  $V_{DD} = 5V$**  (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^\circ\text{C}$ .

Symbol	Parameter	Conditions	LM4901		Units (Limits)
			Typical	Limit	
			(Note 6)	(Notes 7, 9)	
$I_{DD}$	Quiescent Power Supply Current	$V_{IN} = 0V, I_o = 0A$ , No Load	3	7	mA (max)
		$V_{IN} = 0V, I_o = 0A$ , 8 $\Omega$ Load	4	10	mA (max)
$I_{SD}$	Shutdown Current	$V_{SD} = V_{SD \text{ Mode}}$ (Note 8)	0.1	2.0	$\mu A$ (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = V_{DD}$	1.5		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = V_{DD}$	1.3		V (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = GND$	1.5		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = GND$	1.3		V (max)
$V_{OS}$	Output Offset Voltage		7	50	mV (max)
$R_{OUT}$	Resistor Output to GND (Note 10)		8.5	9.7	k $\Omega$ (max)
				7.0	k $\Omega$ (min)
$P_o$	Output Power (8 $\Omega$ )	THD = 1% (max); $f = 1 \text{ kHz}$	1.07	0.9	W (min)
	(4 $\Omega$ ) (Notes 14, 15)	THD = 1% (max); $f = 1 \text{ kHz}$	1.6		W
$T_{WU}$	Wake-up time		100		mS (max)
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.5 \text{ Wrms}$ ; $f = 1 \text{ kHz}$	0.2		%
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200\text{mV}$ sine p-p Input terminated with 10 $\Omega$	60 ( $f = 217\text{Hz}$ ) 64 ( $f = 1\text{kHz}$ )	55	dB (min)

**Electrical Characteristics  $V_{DD} = 3V$**  (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^\circ\text{C}$ .

Symbol	Parameter	Conditions	LM4901		Units (Limits)
			Typical	Limit	
			(Note 6)	(Notes 7, 9)	
$I_{DD}$	Quiescent Power Supply Current	$V_{IN} = 0V, I_o = 0A$ , No Load	2	7	mA (max)
		$V_{IN} = 0V, I_o = 0A$ , 8 $\Omega$ Load	3	9	mA (max)
$I_{SD}$	Shutdown Current	$V_{SD} = V_{SD \text{ Mode}}$ (Note 8)	0.1	2.0	$\mu A$ (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = V_{DD}$	1.1		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = V_{DD}$	0.9		V (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = GND$	1.3		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = GND$	1.0		V (max)
$V_{OS}$	Output Offset Voltage		7	50	mV (max)

## Electrical Characteristics $V_{DD} = 3V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^\circ\text{C}$ . (Continued)

Symbol	Parameter	Conditions	LM4901		Units (Limits)
			Typical	Limit	
			(Note 6)	(Notes 7, 9)	
$R_{OUT}$	Resistor Output to GND (Note 10)		8.5	9.7	k $\Omega$ (max)
				7.0	k $\Omega$ (min)
$P_o$	Output Power (8 $\Omega$ )	THD = 1% (max); f = 1 kHz	390		mW
	(4 $\Omega$ )	THD = 1% (max); f = 1 kHz	525		mW
$T_{WU}$	Wake-up time		75		mS (max)
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.25$ Wrms; f = 1kHz	0.1		%
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200\text{mV}$ sine p-p Input terminated with 10 $\Omega$	62 (f = 217Hz) 68 (f = 1kHz)	55	dB (min)

## Electrical Characteristics $V_{DD} = 2.6V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^\circ\text{C}$ .

Symbol	Parameter	Conditions	LM4901		Units (Limits)
			Typical	Limit	
			(Note 6)	(Notes 7, 9)	
$I_{DD}$	Quiescent Power Supply Current	$V_{IN} = 0V$ , $I_o = 0A$ , No Load	2.0		mA (max)
		$V_{IN} = 0V$ , $I_o = 0A$ , 8 $\Omega$ Load	3.0		mA (max)
$I_{SD}$	Shutdown Current	$V_{SD} = V_{SD \text{ Mode}}$ (Note 8)	0.1		$\mu A$ (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = V_{DD}$	1.0		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = V_{DD}$	0.9		V (max)
$V_{SDIH}$	Shutdown Voltage Input High	$V_{SD \text{ Mode}} = GND$	1.2		V (min)
$V_{SDIL}$	Shutdown Voltage Input Low	$V_{SD \text{ Mode}} = GND$	1.0		V (max)
$V_{OS}$	Output Offset Voltage		5	50	mV (max)
$R_{OUT}$	Resistor Output to GND (Note 10)		8.5	9.7	k $\Omega$ (max)
				7.0	k $\Omega$ (min)
$P_o$	Output Power ( 8 $\Omega$ )	THD = 1% (max); f = 1 kHz	275		mW
	( 4 $\Omega$ )	THD = 1% (max); f = 1 kHz	340		
$T_{WU}$	Wake-up time		70		mS (max)
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.15$ Wrms; f = 1kHz	0.1		%
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200\text{mV}$ sine p-p Input terminated with 10 $\Omega$	51 (f = 217Hz) 51 (f = 1kHz)		dB (min)

**Note 1:** All voltages are measured with respect to the ground pin, unless otherwise specified.

**Note 2:** *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not guarantee specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

**Note 3:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4901, see power derating curves for additional information.

**Note 4:** Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

**Note 5:** Machine Model, 220 pF–240 pF discharged through all pins.

**Note 6:** Typicals are measured at  $25^\circ\text{C}$  and represent the parametric norm.

**Note 7:** Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

**Note 8:** For micro SMD only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase  $I_{SD}$  by a maximum of 2 $\mu A$ .

**Note 9:** Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

**Note 10:**  $R_{ROUT}$  is measured from the output pin to ground. This value represents the parallel combination of the 10k $\Omega$  output resistors and the two 20k $\Omega$  resistors.

**Note 11:** If the product is in Shutdown mode and  $V_{DD}$  exceeds 6V (to a max of 8V  $V_{DD}$ ), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10mA, then the device will be protected. If the device is enabled when  $V_{DD}$  is greater than 5.5V and less than 6.5V, no damage will occur, although operation life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.

## Electrical Characteristics $V_{DD} = 2.6V$ (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^\circ C$ . (Continued)

**Note 12:** All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. The LM4901BL demo board (views featured in the **Application Information** section) has two inner layers, one for  $V_{DD}$  and one for GND. The planes each measure 611mils x 661mils (15.52mm x 16.79mm) and aid in spreading heat due to power dissipation within the IC.

**Note 13:** Maximum power dissipation in the device ( $P_{DMAX}$ ) occurs at an output power level significantly below full output power.  $P_{DMAX}$  can be calculated using Equation 1 shown in the **Application Information** section. It may also be obtained from the power dissipation graphs.

**Note 14:** The Exposed-DAP of the LDA10B package should be electrically connected to GND or an electrically isolated copper area. the LM4901LD demo board (views featured in the **Application Information** section) has the Exposed-DAP connected to GND with a PCB area of 86.7mils x 585mils (2.02mm x 14.86mm) on the copper top layer and 550mils x 710mils (13.97mm x 18.03mm) on the copper bottom layer.



**Note 15:** The thermal performance of the LLP package (LM4901LD) when used with the exposed-DAP connected to a thermal plane is sufficient for driving  $4\Omega$  loads. The LM4901LD demo board (views featured in the **Application Information** section) can drive  $4\Omega$  loads at the maximum power dissipation point (1.267W) without thermal shutdown circuitry being activated. The other available packages (MSOP & micro SMD) do not have the thermal performance necessary for driving  $4\Omega$  loads with a 5V supply and are not recommended for this application.

## External Components Description

(Figure 1)


Components		Functional Description
1.	$R_i$	Inverting input resistance which sets the closed-loop gain in conjunction with $R_f$ . This resistor also forms a high pass filter with $C_i$ at $f_c = 1/(2\pi R_i C_i)$ .
2.	$C_i$	Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with $R_i$ at $f_c = 1/(2\pi R_i C_i)$ . Refer to the section, <b>Proper Selection of External Components</b> , for an explanation of how to determine the value of $C_i$ .
3.	$R_f$	Feedback resistance which sets the closed-loop gain in conjunction with $R_i$ .
4.	$C_S$	Supply bypass capacitor which provides power supply filtering. Refer to the <b>Power Supply Bypassing</b> section for information concerning proper placement and selection of the supply bypass capacitor.
5.	$C_B$	Bypass pin capacitor which provides half-supply filtering. Refer to the section, <b>Proper Selection of External Components</b> , for information concerning proper placement and selection of $C_B$ .

## Typical Performance Characteristics




# Typical Performance Characteristics (Continued)

**THD+N vs Frequency**  
at  $V_{DD} = 2.6V$ ,  $8\Omega R_L$ , and  $PWR = 150mW$




20019832

**THD+N vs Frequency**  
at  $V_{DD} = 2.6V$ ,  $4\Omega R_L$ , and  $PWR = 150mW$




20019833

**THD+N vs Power Out**  
at  $V_{DD} = 5V$ ,  $8\Omega R_L$ , 1kHz





20019834

**THD+N vs Power Out**  
at  $V_{DD} = 3V$ ,  $8\Omega R_L$ , 1kHz




20019883


# Typical Performance Characteristics (Continued)



**Power Supply Rejection Ratio (PSRR) vs Frequency**  
at  $V_{DD} = 5V$ ,  $8\Omega R_L$




**Power Supply Rejection Ratio (PSRR) vs Frequency**  
at  $V_{DD} = 5V$ ,  $8\Omega R_L$




# Typical Performance Characteristics (Continued)

Power Supply Rejection Ratio (PSRR) vs Frequency  
at  $V_{DD} = 3V$ ,  $8\Omega R_L$




Input terminated with  $10\Omega$

Power Supply Rejection Ratio (PSRR) vs Frequency  
at  $V_{DD} = 3V$ ,  $8\Omega R_L$




Input Floating

Power Supply Rejection Ratio (PSRR) vs Frequency  
at  $V_{DD} = 2.6V$ ,  $8\Omega R_L$



Input terminated with  $10\Omega$

Power Supply Rejection Ratio (PSRR) vs Frequency  
at  $V_{DD} = 2.6V$ ,  $8\Omega R_L$




Input Floating




# Typical Performance Characteristics (Continued)

## Open Loop Frequency Response, 5V




20019892

## Open Loop Frequency Response, 3V




20019893

## Open Loop Frequency Response, 2.6V




20019894

## Noise Floor, 5V, 8 $\Omega$ 80kHz Bandwidth, Input to GND




20019895

## Power Derating Curves




20019869

## Power Dissipation vs Output Power, $V_{DD}=5V$




200198B5


# Typical Performance Characteristics (Continued)




200198B6



200198B7




200198A0




200198A1


# Typical Performance Characteristics (Continued)




200198A2



200198A3




200198A4




200198A5


# Typical Performance Characteristics (Continued)




200198B8



200198A6




200198A7



200198A8

## Typical Performance Characteristics (Continued)



## Application Information

### BRIDGE CONFIGURATION EXPLANATION

As shown in *Figure 1*, the LM4901 has two internal operational amplifiers. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of  $R_f$  to  $R_i$  while the second amplifier's gain is fixed by the two internal 20k $\Omega$  resistors. *Figure 1* shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f/R_i)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the **Audio Power Amplifier Design** section.

A bridge configuration, such as the one used in LM4901, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

### POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4901 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4*(V_{DD})^2/(2\pi^2 R_L) \quad (1)$$

It is critical that the maximum junction temperature  $T_{JMAX}$  of 150°C is not exceeded.  $T_{JMAX}$  can be determined from the power derating curves by using  $P_{DMAX}$  and the PC board foil area. By adding copper foil, the thermal resistance of the application can be reduced from the free air value of  $\theta_{JA}$ , resulting in higher  $P_{DMAX}$  values without thermal shutdown protection circuitry being activated. Additional copper foil can be added to any of the leads connected to the LM4901. It is

especially effective when connected to  $V_{DD}$ , GND, and the output pins. Refer to the application information on the LM4901 reference design board for an example of good heat sinking. If  $T_{JMAX}$  still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the **Typical Performance Characteristics** curves for power dissipation information for different output powers and output loading.

### POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10  $\mu$ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4901. The selection of a bypass capacitor, especially  $C_B$ , is dependent upon PSRR requirements, click and pop performance (as explained in the section, **Proper Selection of External Components**), system cost, and size constraints.

### SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4901 contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. In addition, the LM4901 contains a Shutdown Mode pin, allowing the designer to designate whether the part will be driven into shutdown with a high level logic signal or a low level logic signal. This allows the designer maximum flexibility in device use, as the Shutdown Mode pin may simply be tied permanently to either  $V_{DD}$  or GND to set the LM4901 as either a "shutdown-high" device or a "shutdown-low" device, respectively. The device may then be placed into shutdown mode by toggling the Shutdown pin to the same state as the Shutdown Mode pin. For simplicity's sake, this is called "shutdown same", as the LM4901 enters shutdown mode whenever the two pins are in the same logic state. The trigger point for either shutdown high or shutdown low is shown as a typical value in the Supply Current vs Shutdown Voltage graphs in the **Typical Performance Characteristics** section. It is best to switch between ground and supply for maximum performance. While the device may be disabled with shutdown voltages in between ground and supply, the idle current may be greater than the typical value of 0.1 $\mu$ A. In either case, the shutdown pin should be tied to a definite voltage to avoid unwanted state changes.

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry, which provides a quick, smooth transition to shutdown. Another solution is to use a single-throw switch in conjunction with an external pull-up resistor (or pull-down, depending on shutdown high or low application). This scheme guarantees that the shutdown pin will not float, thus preventing unwanted state changes.

### PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4901 is tolerant of

## Application Information (Continued)

external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4901 is unity-gain stable which gives the designer maximum system flexibility. The LM4901 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1 Vrms are available from sources such as audio codecs. Please refer to the section, **Audio Power Amplifier Design**, for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in *Figure 1*. The input coupling capacitor,  $C_i$ , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

### Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100 Hz to 150 Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor,  $C_i$ . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally  $1/2 V_{DD}$ ). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor,  $C_B$ , is the most critical component to minimize turn-on pops since it determines how fast the LM4901 turns on. The slower the LM4901's outputs ramp to their quiescent DC voltage (nominally  $1/2 V_{DD}$ ), the smaller the turn-on pop. Choosing  $C_B$  equal to 1.0  $\mu$ F along with a small value of  $C_i$  (in the range of 0.1  $\mu$ F to 0.39  $\mu$ F), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with  $C_B$  equal to 0.1  $\mu$ F, the device will be much more susceptible to turn-on clicks and pops. Thus, a value of  $C_B$  equal to 1.0  $\mu$ F is recommended in all but the most cost sensitive designs.

## AUDIO POWER AMPLIFIER DESIGN

### A 1W/8 $\Omega$ Audio Amplifier

Given:

Power Output 1 Wrms

Load Impedance	8 $\Omega$
Input Level	1 Vrms
Input Impedance	20 k $\Omega$
Bandwidth	100 Hz–20 kHz $\pm$ 0.25 dB

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the **Typical Performance Characteristics** section, the supply rail can be easily found.

5V is a standard voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4901 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 2.

$$A_{VD} \geq \sqrt{(P_O R_L)} / (V_{IN}) = V_{orms} / V_{inrms} \quad (2)$$

$$R_f / R_i = A_{VD} / 2$$

From Equation 2, the minimum  $A_{VD}$  is 2.83; use  $A_{VD} = 3$ .

Since the desired input impedance was 20 k $\Omega$ , and with a  $A_{VD}$  impedance of 2, a ratio of 1.5:1 of  $R_f$  to  $R_i$  results in an allocation of  $R_i = 20$  k $\Omega$  and  $R_f = 30$  k $\Omega$ . The final design step is to address the bandwidth requirements which must be stated as a pair of  $-3$  dB frequency points. Five times away from a  $-3$  dB point is 0.17 dB down from passband response which is better than the required  $\pm 0.25$  dB specified.

$$f_L = 100 \text{ Hz} / 5 = 20 \text{ Hz}$$


$$f_H = 20 \text{ kHz} * 5 = 100 \text{ kHz}$$

As stated in the **External Components** section,  $R_i$  in conjunction with  $C_i$  create a highpass filter.

$$C_i \geq 1 / (2\pi * 20 \text{ k}\Omega * 20 \text{ Hz}) = 0.397 \mu\text{F}; \text{ use } 0.39 \mu\text{F}$$

The high frequency pole is determined by the product of the desired frequency pole,  $f_H$ , and the differential gain,  $A_{VD}$ . With a  $A_{VD} = 3$  and  $f_H = 100$  kHz, the resulting GBWP = 300kHz which is much smaller than the LM4901 GBWP of 2.5MHz. This figure displays that if a designer has a need to design an amplifier with a higher differential gain, the LM4901 can still be used without running into bandwidth limitations.

## Application Information (Continued)



20019824


FIGURE 2. HIGHER GAIN AUDIO AMPLIFIER

The LM4901 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor ( $C_4$ ) may be needed as shown in Figure 2 to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that elimi-

nates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of  $R_3$  and  $C_4$  will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is  $R_3 = 20\text{k}\Omega$  and  $C_4 = 25\text{pF}$ . These components result in a -3dB point of approximately 320 kHz.




## Application Information (Continued)



20019829

FIGURE 3. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4901



\* Not stuffed


20019825

FIGURE 4. REFERENCE DESIGN BOARD SCHEMATIC

# Application Information (Continued)


## LM4901 micro SMD BOARD ARTWORK

Silk Screen




20019878

Top Layer




20019876

Bottom Layer




20019880

Inner Layer V<sub>DD</sub>



20019881

Inner Layer Ground




20019882

# Application Information (Continued)


## LM4901 MSOP DEMO BOARD ARTWORK

Silk Screen




20019875

Top Layer



20019879

Bottom Layer




20019877

# Application Information (Continued)


## LM4901 LLP DEMO BOARD ARTWORK

Composite View




200198A9

Silk Screen




200198B0

Top Layer



200198B1

Bottom Layer



200198B2

## Application Information (Continued)

### Mono LM4901 Reference Design Boards Bill of Material

Part Description	Quantity	Reference Designator
LM4901 Audio AMP	1	U1
Tantalum Capacitor, 1 $\mu$ F	2	C1, C3
Ceramic Capacitor, 0.39 $\mu$ F	1	C2
Resistor, 20k $\Omega$ , 1/10W	2	R2, R3
Resistor, 100k $\Omega$ , 1/10W	2	R1, R4
Jumper Header Vertical Mount 2X1 0.100" spacing	2	J1, J2

#### PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

#### GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

##### Power and Ground Circuits

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

#### Single-Point Power / Ground Connections


The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

#### Placement of Digital and Analog Components

All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.


#### Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

**Physical Dimensions** inches (millimeters) unless otherwise noted

DIMENSIONS ARE IN MILLIMETERS

### LAND PATTERN RECOMMENDATION



BLA09XXX (Rev B)

**Note:** Unless otherwise specified.

1. Epoxy coating.
2. Recommend non-solder mask defined landing pad.
3. Pin 1 is established by lower left corner with respect to text orientation pins are numbered counterclockwise.
4. 63Sn/37Pb eutectic bump.
5. Reference JEDEC registration MO-211, variation BC.

### 9-Bump micro SMD


**Order Number LM4901IBL, LM4901IBLX**

NS Package Number BLA09AAC


$$X_1 = 1.514, X_2 = 1.514, X_3 = 0.600$$





# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



RECOMMENDED LAND PATTERN  
1:1 RATIO WITH PKG SOLDER PADS



DIMENSIONS ARE IN MILLIMETERS



LDA10B (Rev A)

LLP  
Order Number LM4901LD  
NS Package Number LDA10B

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Email: support@nsc.com

www.national.com

**National Semiconductor Europe**

Fax: +49 (0) 180-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Response Group**

Tel: 65-2544466  
Fax: 65-2504466  
Email: ap.support@nsc.com

**National Semiconductor Japan Ltd.**

Tel: 81-3-5639-7560  
Fax: 81-3-5639-7507