

### LM4548A

# AC '97 Rev 2 Multi-Channel Audio Codec with Sample Rate Conversion and National 3D Sound

### **General Description**

The LM4548A is an audio codec for PC systems which is fully PC98 compliant and performs the analog intensive functions of the AC '97 Rev 2 architecture. Using 18-bit Sigma-Delta ADCs and DACs, the LM4548A provides 90 dB of Dynamic Range.

The LM4548A was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo ADCs and DACs and analog mixers with access to 4 stereo and 4 mono inputs. Each mixer input has separate gain, attenuation and mute control and the mixers drive 1 mono and 2 stereo outputs, each with attenuation and mute control. The LM4548A supports National's 3D Sound stereo enhancement and a comprehensive sample rate conversion capability. The sample rate for the ADCs and DACs can be programmed separately with a resolution of 1 Hz to convert any rate in the range 4 kHz - 48 kHz. Sample timing from the ADCs and sample request timing for the DACs are completely deterministic to ease task scheduling and application software development. These features together with an extended temperature range also make the LM4548A suitable for non-PC codec applications.

The LM4548A features the ability to connect several codecs together using the Extended AC Link configuration of one dedicated serial data signal to the Controller per codec. LM4548A systems support up to 8 simultaneous channels of streaming data on Input Frames (Codec to Controller) while Output Frames (Controller to Codec) carry 2 streams to multiple codecs. The LM4548A may also be used in systems with the National LM4550 to support up to 6 simultaneous channels of streaming data on Output Frames.

The AC '97 architecture separates the analog and digital functions of the PC audio system allowing both for system design flexibility and increased performance.

### **Key Specifications**


■ Analog Mixer Dynamic Range
 DAC Dynamic Range
 By dB (typ)
 ADC Dynamic Range
 ADC Dynamic Range
 By dB (typ)
 OdB (typ)

#### **Features**

- AC '97 Rev 2 compliant
- High quality Sample Rate Conversion from 4 kHz to 48 kHz in 1 Hz increments
- Multiple codec support
- True Line Level Output with separate gain control
- National's 3D Sound stereo enhancement circuitry
- Advanced power management support
- Digital 3.3V and 5V supply options
- Extended Temperature: -40°C ≤ T<sub>A</sub> ≤ 85°C

### **Applications**

- Desktop PC audio systems on PCI cards, AMR cards, or with motherboard chips sets featuring AC Link
- Portable PC systems as on MDC cards, or with a chipset or accelerator featuring AC Link
- General and Multi-channel audio frequency systems



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage 6.0V
Storage Temperature -65°C to +150°C
Input Voltage -0.3V to V<sub>DD</sub> +0.3V
ESD Susceptibility (Note 2)
pin 3 750V
ESD Susceptibility (Note 3)
pin 3 100V
Junction Temperature 150°C

 $\begin{array}{c} \text{Soldering Information} \\ \text{LQFP Package} \\ \text{Vapor Phase (60 sec.)} \\ \text{Infrared (15 sec.)} \\ \theta_{\text{JA}} \ (\text{typ}) - \text{VBH48A} \end{array} \qquad \begin{array}{c} 215^{\circ}\text{C} \\ 220^{\circ}\text{C} \\ \end{array}$ 

### **Operating Ratings**

Temperature Range

$$\begin{split} T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} \text{ (Note 4)} & -40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C} \\ \text{Analog Supply Range} & 4.2\text{V} \leq \text{AV}_{\text{DD}} \leq 5.5\text{V} \\ \text{Digital Supply Range} & 3.0\text{V} \leq \text{DV}_{\text{DD}} \leq 5.5\text{V} \end{split}$$

**Electrical Characteristics** (Notes 1, 5) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48 kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_A = 25$ °C. The reference for 0 dB is 1 Vrms unless otherwise specified.

Symbol	Parameter	Conditions	LM4	548A	Units (Limits)
-			Typical	Limit	1
			(Note 6)	(Note 7)	
AV <sub>DD</sub>	Analog Supply Range			4.2	V (min)
				5.5	V (max
$DV_DD$	Digital Supply Range			3.0	V (min)
				5.5	V (max
	Digital Quiescent Power Supply	DV <sub>DD</sub> = 5 V	43		mA
$D_{IDD}$	Current	DV <sub>DD</sub> = 3.3 V	20		mA
A <sub>IDD</sub>	Analog Quiescent Power Supply Current		53		mA
I <sub>DSD</sub>	Digital Shutdown Current		500		μΑ
I <sub>ASD</sub>	Analog Shutdown Current		30		μΑ
$V_{REF}$	Reference Voltage		2.23		V
PSRR	Power Supply Rejection Ratio		40		dB
Analog Loop	othrough Mode (Note 8)				
	Dynamic Range (Note 9)	CD Input to Line Output, -60 dB Input THD+N, A-Weighted	97	90	dB (min
THD	Total Harmonic Distortion	$V_O = -3 \text{ dB}, f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$	0.01	0.02	% (max
Analog Input	t Section				
V <sub>IN</sub>	Line Input Voltage	LINE_IN, AUX, CD, VIDEO, PC_BEEP, PHONE	1		Vrms
V <sub>IN</sub>	Mic Input with 20 dB Gain		0.1		Vrms
V <sub>IN</sub>	Mic Input with 0 dB Gain		1		Vrms
Xtalk	Crosstalk	CD Left to Right	-95		dB
Z <sub>IN</sub>	Input Impedance (Note 9)	All Analog Inputs	40	10	kΩ (min
C <sub>IN</sub>	Input Capacitance		15		pF
	Interchannel Gain Mismatch	CD Left to Right	0.01		dB
Record Gain	Amplifier - ADC			•	
A <sub>S</sub>	Step Size	0 dB to 22.5 dB	1.5		dB
A <sub>M</sub>	Mute Attenuation (Note 9)		86		dB
Mixer Sectio	n	·	•	•	•
A <sub>S</sub>	Step Size	+12 dB to -34.5 dB	1.5		dB
A <sub>M</sub>	Mute Attenuation		86		dB

**Electrical Characteristics** (Notes 1, 5) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48 kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_A = 25$ °C. The reference for 0 dB is 1 Vrms unless otherwise specified. (Continued)

Symbol	Parameter	Conditions	LM4	548A	Units (Limits)
•			Typical (Note 6)	Limit (Note 7)	
Analog to Di	igital Converters				•
	Resolution		18		Bits
	Dynamic Range (Note 9)	-60 dB Input THD+N, A-Weighted	90	86	dB (min)
	Frequency Response	-1 dB Bandwidth	20		kHz
Digital to An	alog Converters				
	Resolution		18		Bits
	Dynamic Range (Note 9)	-60 dB Input THD+N, A-Weighted	89	85	dB (min)
THD	Total Harmonic Distortion	$V_{IN}$ = -3 dB, f = 1 kHz, $R_L$ = 10 k $\Omega$	0.01		%
	Frequency Response		20 - 21 k		Hz
	Group Delay (Note 9)			2	ms (max
	Out of Band Energy (Note 10)		-40		dB
	Stop Band Rejection		70		dB
D <sub>T</sub>	Discrete Tones		-96		dB
Analog Outp	out Section				
A <sub>S</sub>	Step Size	0 dB to -46.5 dB	1.5		dB
A <sub>M</sub>	Mute Attenuation		86		dB
Z <sub>OUT</sub>	Output Impedance (Note 9)	All Analog Outputs	TBD		Ω
Digital I/O (N					<u> </u>
V <sub>IH</sub>	High level input voltage			0.40 x DV <sub>DD</sub>	V (min)
V <sub>IL</sub>	Low level input voltage			0.30 x DV <sub>DD</sub>	V (max)
V <sub>OH</sub>	High level output voltage			0.50 x DV <sub>DD</sub>	V (min)
V <sub>OL</sub>	Low level output voltage			0.20 x DV <sub>DD</sub>	V (max)
IL	Input Leakage Current	AC Link inputs		±10	μΑ
IL	Tri state Leakage Current	High impedance AC Link outputs		±10	μΑ
I <sub>DR</sub>	Output drive current	AC Link outputs	5		mA
	ng Specifications (Note 9)				
F <sub>BC</sub>	BIT_CLK frequency		12.288		MHz
T <sub>BCP</sub>	BIT_CLK period		81.4		ns
T <sub>CH</sub>	BIT_CLK high	Variation of BIT_CLK duty cycle from 50%		±20	% (max)
F <sub>SYNC</sub>	SYNC frequency		48		kHz
T <sub>SP</sub>	SYNC period		20.8		μs
T <sub>SH</sub>	SYNC high pulse width		1.3		μs
T <sub>SL</sub>	SYNC low pulse width		19.5		μs
T <sub>DSETUP</sub>	Setup Time for codec data input	SDATA_OUT to falling edge of BIT_CLK		15	ns (min)
T <sub>DHOLD</sub>	Hold Time for codec data input	Hold time of SDATA_OUT from falling edge of BIT_CLK		5	ns (min)
T <sub>SSETUP</sub>	Setup Time for codec SYNC input	SYNC to rising edge of BIT_CLK		TBD	ns (min)
T <sub>SHOLD</sub>	Hold Time for codec SYNC input	Hold time of SYNC from rising edge of BIT_CLK		TBD	ns (min)

**Electrical Characteristics** (Notes 1, 5) The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48 kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_A = 25$ °C. The reference for 0 dB is 1 Vrms unless otherwise specified. (Continued)

Symbol	Parameter	Conditions	LM4	548A	Units (Limits)
			Typical (Note 6)	Limit (Note 7)	
T <sub>CO</sub>	Output Valid Delay	Output Delay of SDATA_IN from rising edge of BIT_CLK	TBD	15	ns (max)
T <sub>RISE</sub>	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	ns (max)
T <sub>FALL</sub>	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	ns (max)
T <sub>RST_LOW</sub>	RESET# active low pulse width	For Cold Reset		1.0	μs (min)
T <sub>RST2CLK</sub>	RESET# inactive to BIT_CLK start up	For Cold Reset	TBD	162.8	ns (min)
T <sub>SH</sub>	SYNC active high pulse width	For Warm Reset	1.3	TBD	μs (min)
T <sub>SYNC2CLK</sub>	SYNC inactive to BIT_CLK start up	For Warm Reset	TBD	162.8	ns (min)
T <sub>S2_PDOWN</sub>	AC Link Power Down Delay	Delay from end of Slot 2 to BIT_CLK, SDATA_IN low		1	μs (max)
T <sub>SUPPLY2RST</sub>	Power On Reset	Time from minimum valid supply levels to end of Reset		1	μs (min)
T <sub>SU2RST</sub>	Setup to trailing edge of RESET#	For ATE Test Mode		15	ns (min)
T <sub>RST2HZ</sub>	Rising edge of RESET# to Hi-Z	For ATE Test Mode		25	ns (max)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

- Note 2: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.
- Note 3: Machine Model, 220 pF 240 pF discharged through all pins.
- Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} T_A)/\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4548A,  $T_{JMAX} = 150^{\circ}C$ . The typical junction-to-ambient thermal resistance is 74°C/W for package number VBH48A.
- Note 5: All voltages are measured with respect to the ground pin, unless otherwise specified.
- Note 6: Typicals are measured at 25°C and represent the parametric norm.
- Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 8: Loopthrough mode describes a path from an analog input through the analog mixers to an analog output.
- Note 9: These specifications are guaranteed by design and characterization; they are not production tested.
- Note 10: Out of band energy is measured from 28.8 kHz to 100 kHz relative to a 1 Vrms DAC output.

### **Timing Diagrams** Clocks Data Delay, Setup and Hold BIT\_CLK BIT\_CLK TBCL SDATA\_IN $\mathsf{T}_{\mathsf{BCP}}$ T<sub>DSETUP</sub> T<sub>DHOLD</sub> SYNC SDATA\_OUT $\mathsf{T}_{\mathsf{SL}}$ TSSETUP SYNC SHOLD 20030011 Digital Rise and Fall Legend Input: $V_{IH}$ - Output: $V_{OH}$ ← T<sub>RISE</sub> T<sub>FALL</sub>-SYNC BIT\_CLK Input: V<sub>IL</sub> Output: V<sub>OL</sub> SDATA\_IN 20030030 SDATA\_OUT 20030012 **Power On Reset** T<sub>RST2CLK</sub> TRST\_LOW BIT\_CLK T<sub>SUPPLY2RST</sub> DV<sub>DD</sub> (min), AV<sub>DD</sub> (min) $\mathsf{DV}_\mathsf{DD},\,\mathsf{AV}_\mathsf{DD}$ 20030029 **Cold Reset** T<sub>RST2CLK</sub> RESET# BIT\_CLK Warm Reset T<sub>SH</sub> TSYNC2CLK SYNC BIT\_CLK

### **Typical Application**





FIGURE 1. LM4548A Typical Application Circuit, Single Codec, 1 Vrms inputs

#### **APPLICATION HINTS**

- The LM4548A must be initialized by using RESET# to perform a Power On Reset as shown in the Power On Reset Timing Diagram
- $V_{REF}$  must be pulled high to  $AV_{DD}$  with a 10  $k\Omega$  resistor to ensure correct operation
- Don't leave unused inputs floating. Tie all unused inputs together and connect to Analog Ground through a capacitor (e.g. 0.1 uF)
- Do not leave CD\_GND floating when using the CD stereo input. CD\_GND is the AC signal reference for the CD channels and should be connected to the CD source ground (Analog Ground may also be acceptable) through a 1 µF capacitor
- If using a non-standard AC Link controller take care to keep the SYNC and SDATA\_IN signals low during Cold Reset to avoid
  entering the ATE or Vendor test modes by mistake
- The PC\_Beep input should be explicitly muted if not used since it defaults to 0 dB gain on reset, unlike the mute default of the other analog inputs.


7



8

FIGURE 2. LM4548A Reference Design, Typical Application, Single Codec, 1 Vrms and 2 Vrms inputs, EMC output filters

### **Connection Diagram**



Top View Order Number LM4548AVH See NS Package Number VBH48A

### **Pin Descriptions**

#### ANALOG I/O

Name	Pin	1/0	Functional Description
PC_BEEP	12	I	Mono Input This line level (1 Vrms nominal) mono input is mixed equally into both channels of the Stereo Mix signal at MIX2 under the control of the PC_Beep Volume control register, 0Ah. The PC_BEEP level can be muted or adjusted from 0 dB to -45 dB in 3 dB steps. The Stereo Mix signal feeds both the Line Out and Line Level Out analog outputs and is also selectable at the Record Select Mux.
PHONE	13	I	Mono Input  This line level (1 Vrms nominal) mono input is mixed equally into both channels of the Stereo Mix signal at MIX2 under the control of the Phone Volume register, 0Ch. The PHONE level can be muted or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. The Stereo Mix signal feeds both the Line Out and Line Level Out analog stereo outputs and is also selectable at the Record Select Mux.

### ANALOG I/O (Continued)

Name	Pin	1/0	Functional Description
AUX_L	14	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Aux Volume register, 16h. The AUX_L level can be muted (along with AUX_R) or adjusted from +12 dB to -34.5 dB in 1.5 of steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stere outputs Line Out and Line Level Out.
AUX_R	15	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Record Select Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Aux Volume register, 16h. The AUX_R level can be muted (along with AUX_L) or adjusted from +12 dB to -34.5 d in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
VIDEO_L	16	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Video Volume register, 14h. Th VIDEO_L level can be muted (along with VIDEO_R) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
VIDEO_R	17	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Record Select Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Video Volume register 14h. The VIDEO_R level can be muted (along with VIDEO_L) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
CD_L	18	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Input Mu for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the CD Volume register, 12h. The CD_L level can be muted (along with CD_R) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is mixed into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
CD_GND	19	I	AC Ground Reference This input is the reference for the signals on both CD_L and CD_R. CD_GND is not a DC ground and must be AC-coupled to the stereo source ground common to both CD_L and CD_R. CD_GND, CD_L and CD_R act together as a quasi-differential stereo input such that signals common to both CD_L and CD_R are rejected. This can improve the input SNR for stereo source with a good common ground but precision resistors may be needed in any external attenuators to achieve the necessary balance between the two channels.
CD_R	20	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Input Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the CD Volume register, 12h. The CD_R level can be muted (along with CD_L) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stere outputs Line Out and Line Level Out.

### ANALOG I/O (Continued)

Name	Pin	1/0	Functional Description
MIC1	21	ı	Mono microphone input  Either MIC1 or MIC2 can be muxed to a programmable boost amplifier with selection by the  MS bit (bit D8) in the General Purpose register, 20h. The boost amplifier gain (0 dB or 20 dB) is set by the 20dB bit (D6) in the Mic Volume register, 0Eh. Nominal input levels at the two gain settings are 1 Vrms and 0.1 Vrms respectively. The amplifier output is selectable (Record Select register, 1Ah) by either the right or left channels of the Record Select Mux for conversion on either or both channels of the stereo ADCs. The amplifier output can also be accessed at the stereo mixer MIX1 (muting and mixing adjustments via Mic Volume register, 0Eh) where it is mixed equally into both left and right channels of Stereo Mix 3D for access to the stereo outputs Line Out and Line Level Out. Access to the Mono analog output is selected by a mux controlled by the MIX bit (D9) in General Purpose register, 20h.
MIC2	22	1	Mono microphone input  Either MIC1 or MIC2 can be muxed to a programmable boost amplifier with selection by the  MS bit (bit D8) in the General Purpose register, 20h. The boost amplifier gain (0 dB or 20 dB) is set by the 20dB bit (D6) in the Mic Volume register, 0Eh. Nominal input levels at the two gain settings are 1 Vrms and 0.1 Vrms respectively. The amplifier output is selectable (Record Select register, 1Ah) by either the right or left channels of the Record Select Mux for conversion on either or both channels of the stereo ADCs. The amplifier output can also be accessed at the stereo mixer MIX1 (muting and mixing adjustments via Mic Volume register, 0Eh) where it is mixed equally into both left and right channels of Stereo Mix 3D for access to the stereo outputs Line Out and Line Level Out. Access to the Mono analog output is selected by a mux controlled by the MIX bit (D9) in General Purpose register, 20h.
LINE_IN_L	23	I	Left Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the left channel of the stereo Record Select Mux for conversion by the left channel ADC. It can also be mixed into the left channel of the Stereo Mix 3D signal at MIX1 under the control of the Line In Volume register, 10h. The LINE_IN_L level can be muted (along with LINE_IN_R) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
LINE_IN_R	24	I	Right Stereo Channel Input This line level input (1 Vrms nominal) is selectable at the right channel of the stereo Input Mux for conversion by the right channel ADC. It can also be mixed into the right channel of the Stereo Mix 3D signal at MIX1 under the control of the Line In Volume register, 10h. The LINE_IN_R level can be muted (along with LINE_IN_L) or adjusted from +12 dB to -34.5 dB in 1.5 dB steps. Stereo Mix 3D is combined into the Stereo Mix signal at MIX2 for access to the stereo outputs Line Out and Line Level Out.
LINE_OUT_L	35	0	Left Stereo Channel Output This line level output (1 Vrms nominal) is fed from the left channel of the Stereo Mix signal from MIX2 via the Master Volume register, 02h. The LINE_OUT_L amplitude can be muted (along with LINE_OUT_R) or adjusted from 0 dB to -46.5 dB in 1.5 dB steps.
LINE_OUT_R	36	0	Right Stereo Channel Output This line level output (1 Vrms nominal) is fed from the right channel of the Stereo Mix signal from MIX2 via the Master Volume register, 02h. The LINE_OUT_R amplitude can be muted (along with LINE_OUT_L) or adjusted from 0 dB to -46.5 dB in 1.5 dB steps.
MONO_OUT	37	0	Mono Output This mono line level output (1 Vrms nominal) is fed from either a microphone input (MIC1 or MIC2, after boost amplifier) or from the mono sum of the left and right Stereo Mix 3D channels from MIX1. The optional National 3D Sound enhancement can be disabled (default) by the 3D bit (bit D13) in the General Purpose register, 20h. Choice of input is by the MIX bit (D9) in the same register. MIX=0 selects a microphone input. Output level can be muted or adjusted from 0 dB to -46.5 dB in 1.5 dB steps via the Mono Volume register, 06h.

#### ANALOG I/O (Continued)

			,
Name	Pin	1/0	Functional Description
LNLVL_OUT_L	39	0	Left Stereo Channel Output  This line level output (1 Vrms nominal) is fed from the left channel of the Stereo Mix signal from MIX2 via the Line Level Volume register, 04h. The LNLVL_OUT_L amplitude can be muted (along with LNLVL_OUT_R) or adjusted from 0 dB to - 46.5 dB in 1.5 dB steps
LNLVL_OUT_R	41	0	Right Stereo Channel Output  This line level output (1 Vrms nominal) is fed from the right channel of the Stereo Mix signal from MIX2 via the Line Level Volume register, 04h. The LNLVL_OUT_R amplitude can be muted (along with LNLVL_OUT_L) or adjusted from 0 dB to - 46.5 dB in 1.5 dB steps

#### **DIGITAL I/O AND CLOCKING**

Name	Pin	1/0	Functional Description
XTL_IN	2	I	24.576 MHz crystal or oscillator input To complete the oscillator circuit use a fundamental mode crystal operating in parallel resonance and connect a 1 M $\Omega$ resistor across pins 2 and 3. Choose the load capacitors ( <i>Figure 2, C1, C2</i> ) to suit the load capacitance required by the crystal (e.g. C1 = C2 = 33 pF for a 20 pF crystal). This pin may also be used as the input for an external oscillator (24.576 MHz nominal) at standard logic levels ( $V_{IH}$ , $V_{IL}$ ). This pin is only used when the codec is in Primary mode. It may be left open (NC) for any Secondary mode.
XTL_OUT	3	0	24.576 MHz crystal output Used with XTAL_IN to configure a crystal oscillator. When the codec is used with an external oscillator this pin should be left open (NC). When the codec is configured in a Secondary mode this pin is not used and may be left open (NC).
SDATA_OUT	5	ı	Input to codec This is the input for AC Link Output Frames from an AC '97 Digital Audio Controller to the LM4548A codec. These frames can contain both control data and DAC PCM audio data. This input is sampled by the LM4548A on the falling edge of BIT_CLK.
BIT_CLK	6	I/O	AC Link clock An OUTPUT when in Primary Codec mode. This pin provides a 12.288 MHz clock for the AC Link. The clock is derived (internally divided by two) from the 24.576 MHz signal at the crystal input (XTL_IN).  This pin is an INPUT when the codec is configured in any of the Secondary Codec modes and would normally use the AC Link clock generated by a Primary Codec.
SDATA_IN	8	0	Output from codec This is the output for AC Link Input Frames from the LM4548A codec to an AC '97 Digital Audio Controller. These frames can contain both codec status data and PCM audio data from the ADCs. The LM4548A clocks data from this output on the rising edge of BIT_CLK.
SYNC	10	I	AC Link frame marker and Warm Reset This input defines the boundaries of AC Link frames. Each frame lasts 256 periods of BIT_CLK. In normal operation SYNC is a 48 kHz positive pulse with a duty cycle of 6.25% (16/256). SYNC is sampled on the rising edge of BIT_CLK and the codec takes the first positive sample of SYNC as defining the start of a new AC Link frame. If a subsequent SYNC pulse occurs within 255 BIT_CLK periods of the frame start it will be ignored. SYNC is also used as an active high input to perform an (asynchronous) Warm Reset. Warm Reset is used to clear a power down state on the codec AC Link interface.

### DIGITAL I/O AND CLOCKING (Continued)

Name	Pin	1/0	Functional Description
RESET#	11	I	Cold Reset This active low signal causes a hardware reset which returns the control registers and all internal circuits to their default conditions. RESET# must be used to initialize the LM4548A after Power On when the supplies have stabilized. Cold Reset also clears the codec from both ATE and Vendor test modes. In addition, while active, it switches the PC_BEEP mono input directly to both channels of the LINE_OUT stereo output.
ID0#	45	I	Codec Identity ID1# and ID0# determine the Codec Identity for multiple codec use. The Codec Identity configures the codec in either Primary or one of three Secondary Codec modes. These Identity pins are of inverted polarity relative to the Codec Identity bits ID1, ID0 (bits D15, D14) in the read-only Extended Audio ID register, 28h. If the ID0# pin (pin 45) is connected to ground then the ID0 bit (D14, reg 28h) will be set to "1". Similarly, connection to DV <sub>DD</sub> will set the ID0 bit to "0". If left open (NC), ID0# is pulled High by an internal pull-up resistor.
ID1#	46	I	Codec Identity ID1# and ID0# determine the Codec Identity for multiple codec use. The Codec Identity configures the codec in either Primary or one of three Secondary Codec modes. These Identity pins are of inverted polarity relative to the Codec Identity bits ID1, ID0 (bits D15, D14) in the read-only Extended Audio ID register, 28h. If the ID01# pin (pin 46) is connected to ground then the ID1 bit (D15, reg 28h) will be set to "1". Similarly, connection to DV <sub>DD</sub> will set the ID1 bit to "0". If left open (NC), ID1 is pulled high by an internal pull-up resistor.

#### **POWER SUPPLIES AND REFERENCES**


Name	Pin	1/0	Functional Description
AV <sub>DD</sub>	25	I	Analog supply
AV <sub>SS</sub>	26	I	Analog ground
DV <sub>DD1</sub>	1	I	Digital supply
DV <sub>DD2</sub>	9	I	Digital supply
DV <sub>SS1</sub>	4	I	Digital ground
DV <sub>SS2</sub>	7	I	Digital ground
V <sub>REF</sub>	27	0	Nominal 2.2 V internal reference Not intended to sink or source current. Use short traces to bypass (3.3 $\mu$ F, 0.1 $\mu$ F) this pin to maximize codec performance. This pin must be tied to AV <sub>DD</sub> with a 10 k $\Omega$ pull-up resistor.
V <sub>REF_OUT</sub>	28	0	Nominal 2.2 V reference output Can source up to 5 mA of current and can be used to bias a microphone.

### 3D SOUND AND NO-CONNECTS (NC)


Name	Pin	1/0	Functional Description
3DP, 3DN	33,34	0	These pins are used to complete the National 3D Sound stereo enhancement circuit. Connect a 0.022 µF capacitor between pins 3DP and 3DN. National 3D Sound can be turned on and off via the 3D bit (D13) in the General Purpose register, 20h. National 3D Sound uses a fixed-depth type stereo enhancement circuit hence the 3D Control register, 22h is read-only and is not programmable. If National 3D Sound is not needed, these pins should be left open (NC).
NC	29, 30 31, 32 38, 40 42, 43 44, 47, 48	NC	These pins are not used and should be left open (NC). For second source applications these pins may be connected to a noise-free supply or ground ( <i>e.g.</i> AV <sub>DD</sub> or AV <sub>SS</sub> ), either directly or through a capacitor.

### **Typical Performance Characteristics**







# Line Out Noise Floor (Analog Loopthrough)




#### ADC Frequency Response




#### **DAC Noise Floor**



# Line Level Out Noise Floor (Analog Loopthrough)



#### DAC Frequency Response



20030020

_	M45	LM4548A Register Map	Мар																
	REG	S Name	D15	D14	D13	D12	D11	D10	60	D8	D7	9Q	D2	D4	D3	D2	D1	D0	Default
	00h	n Reset	×	0	0	0	-	-	0	-	0	-	0	0	0	0	0	0	0D40h
- ewill	02h	Master Volume	Mute	×	×	ML4	ML3	ML2	ML1	MLO	×	×	×	MR4	MR3	MR2	MR1	MRo	8000h
oV tu	04h	Line Level Volume	Mute	×	×	ML4	ML3	ML2	ML1	MLO	×	×	×	MR4	MR3	MR2	MR1	MRo	8000h
ati iO	06h	Mono Volume	Mute	×	×	×	×	×	×	×	×	×	×	MM4	MM3	MM2	MM1	ММо	8000h
	0Ah	ר PC_Beep Volume	Mute	×	×	×	×	×	×	×	×	×	×	PV3	PV2	PV1	PV0	×	40000
	9C	רone Volume ר	Mute	×	×	×	×	×	×	×	×	×	×	GN4	GN3	GN2	GN1	GNO	8008h
θW	eh H	Mic Volume	Mute	×	×	×	×	×	×	×	×	20dB	×	GN4	GN3	GN2	GN1	GNO	8008h
njo,	10 H	Line In Volume	Mute	×	×	GL4	GL3	GL2	GL1	GL0	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
/ tij	12h	CD Volume	Mute	×	×	GL4	GL3	GL2	GL1	GL0	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
uul	14h	Video Volume	Mute	×	×	GL4	GL3	GL2	GL1	GL0	×	×	×	GR4	GR3	GR2	GR1	GR0	8808h
	16h	Aux Volume	Mute	×	×	GL4	GL3	GL2	GL1	GL0	×	×	×	GR4	GR3	GR2	GR1	GR0	8808h
	18h	ר PCM Out Volume	Mute	×	×	GL4	GL3	GL2	GL1	GL0	×	×	×	GR4	GR3	GR2	GR1	GR0	8808h
onkces	1Ah	Record Select	×	×	×	×	×	SL2	SL1	SLO	×	×	×	×	×	SR2	SR1	SRO	0000h
P. ⊃∏A	년 5	Record Gain	Mute	×	×	×	GL3	GL2	GL1	GL0	×	×	×	×	GR3	GR2	GR1	GRO	8000h
	20h	General Purpose	POP	×	3D	×	×	×	MIX	MS	LPBK	×	×	×	×	×	×	×	0000h
	22h	3D Control (Read Only)	×	0	0	0	0	0	0	-	0	0	0	0	0	0	0	-	0101h
×	24h	n Reserved	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0000h
	26h	n Powerdown Ctrl/Stat	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0	×	×	×	×	REF	ANL	DAC	ADC	000Xh
	28h	Lextended Audio ID	ID1	ID0	×	×	×	×	0	0	0	0	×	×	0	×	0	VRA	X001h
	2Ah	Extended Audio Ctrl/Status	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	VRA	0000h
	2Ch	ר PCM DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SRO	BB80h
	32h	n PCM ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SRO	BB80h
×	5Ah	Vendor Reserved 1	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0000h
×	74h	Vendor Reserved 2	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0000h
×	7Ah	Vendor Reserved 3	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0000h
	7Ch	Vendor ID1	0	-	0	0	-	-	-	0	0	-	0	-	0	0	-	-	4E53h
	7Eh	Vendor ID2	0	-	0	0	0	0	-	-	0	-	0	0	-	0	0	0	4348h

### **Functional Description**

#### **GENERAL**

The LM4548A codec can mix, process and convert among analog (stereo and mono) and digital (AC Link format) inputs and outputs. There are four stereo and four mono analog inputs and two stereo and one mono analog outputs. A single codec supports data streaming on two input and two output channels of the AC Link digital interface simultaneously.

#### **ADC INPUTS AND OUTPUTS**

All four of the stereo analog inputs and three of the mono analog inputs can be selected for conversion by the 18-bit stereo ADC. Digital output from the left and right channel ADCs is always located in AC Link Input Frame slots 3 and 4 respectively. Input level to either ADC channel can be muted or adjusted from the Record Gain register, 1Ch. Adjustments are in 1.5 dB steps over a gain range of 0 dB to +22.5 dB and both channels mute together (D15). Input selection for the ADC is through the Record Select Mux controlled from the Record Select register, 1Ah, together with microphone selection controlled by the MS bit (D8) in the General Purpose register, 20h. One of the stereo inputs, CD\_IN, uses a quasi-differential 3-pin interface where both stereo channel inputs are referenced to the third pin, CD\_GND. CD\_GND should be AC coupled to the source ground and provides common-mode feedback to cancel ground noise. It is not a DC ground. The other three stereo inputs, LINE\_IN, AUX and VIDEO are 2-pin interfaces, single-ended for each stereo channel, with analog ground (AV<sub>SS</sub>) as the signal reference. Either of the two mono microphone inputs can be muxed to a programmable boost amplifier before selection for either channel of the ADC. The Microphone Mux is controlled by the Microphone Selection (MS) bit (D8) in the General Purpose register 20h and the 20 dB programmable boost is enabled by the 20dB bit (D6) in register 0Eh. The mono PHONE input may also be selected for either ADC channel.

#### ANALOG MIXING: MIX1

Five analog inputs are available for mixing at the stereo mixer, MIX1 - all four stereo and one mono, namely the microphone input selected by MS (D8, reg 20h). Digital input to the codec can be directed to either MIX1 or to MIX2 after conversion by the 18-bit stereo DAC and level adjustment by the PCM Out Volume control register (18h). Each input to MIX1 may be muted or level adjusted using the appropriate Mixer Input Volume Register: Mic Volume (0Eh), Line\_In Volume (10h), CD Volume (12h), Video Volume (14h), Aux Volume (16h) and PCM Out Volume (18h). The mono microphone input is mixed equally into left and right stereo channels but stereo mixing is orthogonal, i.e. left channels are only mixed with other left channels and right with right. The left and right amplitudes of any stereo input may be adjusted independently however mute for a stereo input acts on both left and right channels.

#### DAC MIXING AND 3D PROCESSING

Control of routing the DAC output to MIX1 or MIX2 is by the POP bit (D15) in the General Purpose register, 20h. If MIX1 is selected (default, POP=0) then the DAC output is available for processing by the National 3D Sound circuitry. If MIX2 is selected, the DAC output will bypass the 3D processing. This allows analog inputs to be enhanced by the analog 3D Sound circuitry prior to mixing with digital audio. The digital audio may then use alternative digital 3D enhancements. National 3D Sound circuitry is enabled by the

3D bit (D13) in the General Purpose register, 20h, and is a fixed depth implementation. The 3D Control register, 22h, is therefore not programmable (read-only). The 3D Sound circuitry defaults to disabled after reset.

#### **ANALOG MIXING: MIX2**

MIX2 combines the output of MIX1 (Stereo Mix 3D) with the two mono analog inputs, PHONE and PC\_BEEP, these each level-adjusted by the input control registers Phone Volume (0Ch) and PC\_Beep Volume (0Ah) respectively. If selected by the POP bit (D15, reg 20h), the DAC output is also summed into MIX2.

#### STEREO MIX

The output of MIX2 is the signal, Stereo Mix. Stereo Mix is used to drive both the Line output (LINE\_OUT) and the Line Level output (LNLVL\_OUT) and can also be selected as the input to the ADC by the Record Select Mux. In addition, the two channels of Stereo Mix are summed to form a mono signal (Mono Mix) also selectable by the Record Select Mux as an input to either channel of the ADC.

#### STEREO OUTPUTS

The output volume from LINE\_OUT and LNLVL\_OUT can be muted or adjusted by 0 dB to 45 dB in nominal 3 dB steps under the control of the output volume registers Master Volume (02h) and Line Level Volume (04h) respectively. As with the input volume registers, adjustments to the levels of the two stereo channels can be made independently but both left and right channels share a mute bit (D15).

#### **MONO OUTPUT**

The mono output (MONO\_OUT) is driven by one of two signals selected by the MIX bit (D9) in the General Purpose register, 20h. The signal selected by default (MIX = 0) is the mono summation of the two channels of Stereo Mix 3D, the stereo output of the mixer MIX1. Setting the control bit MIX = 1, selects a microphone input, MIC1 or MIC2. The choice of microphone is controlled by the Microphone Select (MS) bit (D8) also in the General Purpose register, 20h.

#### ANALOG LOOPTHROUGH AND DIGITAL LOOPBACK

Analog Loopthrough refers to an all-analog signal path from an analog input through the mixers to an analog output. Digital Loopback refers to a mixed-mode analog and digital signal path from an analog input through the ADC, looped-back (LPBK bit – D7, 20h) through the DAC and mixers to an analog output.

#### RESETS

COLD RESET is performed when RESET# (pin 11) is pulled low for  $> 1~\mu s$ . It is a complete reset. All registers and internal circuits are reset to their default state. It is the onlt reset which clears the ATE and Vendor test modes.

WARM RESET is performed when SYNC (pin 10) is held high for  $> 1 \mu s$  and the codec AC Link digital interface is in powerdown (PR4 = 1, Powerdown Control / Status register, 26h). It is used to clear PR4 and power up the AC Link digital interface but otherwise does not change the contents of any registers nor reset any internal circuitry.

REGISTER RESET is performed when any value is written to the RESET register, 00h. It resets all registers to their default state and will modify circuit configurations accordingly but does not reset any other internal circuits.




FIGURE 3. AC Link Bidirectional Audio Frame




FIGURE 4. AC Link Output Frame

# AC LINK OUTPUT FRAME: SDATA\_OUT, CONTROLLER OUTPUT TO LM4548A INPUT

The AC Link Output Frame carries control and PCM data to the LM4548A control registers and stereo DAC. Output Frames are carried on the SDATA\_OUT signal which is an output from the AC '97 Digital Controller and an input to the LM4548A codec. As shown in *Figure 3*, Output Frames are constructed from thirteen time slots: one Tag Slot followed by twelve Data Slots. Each Frame consists of 256 bits with each of the twelve Data Slots containing 20 bits. Input and Output Frames are aligned to the same SYNC transition. Note that since the LM4548A is a two channel codec, it only accepts data in 4 of the twelve Data Slots – 2 for control, one each for PCM data to the left and right channel DACs. Data Slot 3 & 4 are used to stream data to the stereo DAC for all modes selected by the Identity pins ID1#, ID0#.

A new Output Frame is signaled with a low-to-high transition of SYNC. SYNC should be clocked from the controller on a rising edge of BIT\_CLK and, as shown in *Figure 4* and *Figure 5*, the first tag bit in the Frame ("Valid Frame") should be clocked from the controller by the next rising edge of BIT\_CLK and sampled by the LM4548A on the following falling edge. The AC '97 Controller should always clock data

to SDATA\_OUT on a rising edge of BIT\_CLK and the LM4548A always samples SDATA\_OUT on the next falling edge. SYNC is sampled with the rising edge of BIT\_CLK.

The LM4548A checks each Frame to ensure 256 bits are received. If a new Frame is detected (a low-to-high transition on SYNC) before 256 bits are received from the old Frame then the new Frame is ignored *i.e.* the data on SDATA\_OUT is discarded until a valid new Frame is detected.

The LM4548A expects to receive data MSB first, in an MSB justified format.

#### SDATA\_OUT: Slot 0 - Tag Phase

The first bit of Slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current Output Frame contains at least one slot of valid data and the LM4548A will check further tag bits for valid data in the expected Data Slots. With the codec in Primary mode, a controller will indicate valid data in a slot by setting the associated tag bit equal to 1. Since it is a two channel codec the LM4548A can only receive data from four slots in a given frame and so only

(Continued)

checks the valid-data bits for 4 slots. In Primary mode these tag bits are for: slot 1 (Command Address), slot 2 (Command Data), slot 3 (PCM data for left DAC) and slot 4 (PCM data for right DAC).

The last two bits in the Tag contain the Codec ID used to select the target codec to receive the frame in multiple codec systems. When the frame is being sent to a codec in one of the Secondary modes the controller does not use bits 14 and 13 to indicate valid Command Address and Data in slots 1 and 2. Instead, this role is performed by the Codec ID bits – operation of the Extended AC Link assumes that the controller would not access a secondary codec unless it was providing valid Command Address and/or Data. When in one of the secondary modes the LM4548A only checks the tag bits for the Codec ID and for valid data in the two audio data slots 3 & 4.

When sending an Output Frame to a Secondary mode codec, a controller should set tag bits 14 and 13 to zero.




FIGURE 5. Start of AC Link Output Frame

#### **SLOT 0, OUTPUT FRAME**

Bit	Description	Comment
15	Valid Frame	1 = Valid data in at least one
13	valid i fame	slot.
	Control register	1 = Valid Control Address in
14	address	Slot 1 (Primary codec
	address	only)
13	Control register	1 = Valid Control Data in Slot
13	data	2 (Primary codec only)
	Left DAC data	1 = Valid PCM Data in Slot 3
12	in Slot 3	(Primary & all Secondary
	111 3101 3	modes)
	Right DAC data	1 = Valid PCM Data in Slot 4
11	in Slot 4	(Primary & all Secondary
	111 3101 4	modes)
10:2	Not Used	Controller should stuff these
10.2	Not Osed	slots with "0"s

Bit	Description	Comment	
		The codec ID is used in a	
		multi-codec system to identify	
1.0	Codec ID	the target Secondary codec for	
1,0	(ID1, ID0)	the Control Register address	
		and/or data sent in the Output	
		Frame	

#### SDATA\_OUT: Slot 1 - Read/Write, Control Address

Slot 1 is used by a controller to indicate both the address of a target register in the LM4548A and whether the access operation is a register read or register write. The MSB of slot 1 (bit 19) is set to 1 to indicate that the current access operation is 'read'. Bits 18 through 12 are used to specify the 7-bit register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC '97 controller.

#### **SLOT 1, OUTPUT FRAME**

В	Bits	Description	Comment
	19	Read/Write	1 = Read
			0 = Write
10	18:12	Register	Identifies the Status/Command
10		Address	register for read/write
1	1:0	Reserved	Controller should set to "0"

#### SDATA\_OUT: Slot 2 - Control Data

Slot 2 is used to transmit 16-bit control data to the LM4548A when the access operation is 'write'. The least significant four bits should be stuffed with zeros by the AC '97 controller. If the access operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

#### **SLOT 2, OUTPUT FRAME**

Bits	Description	Comment
	Control	Controller should stuff with
19:4	Register Write	zeros if operation is "read"
	Data	
3:0	Reserved	Set to "0"

## SDATA\_OUT: Slots 3 & 4 - PCM Playback Left/Right Channels

Slots 3 and 4 are 20-bit fields used to transmit PCM data to the left and right channels of the stereo DAC for all codec Primary and Secondary modes. Any unused bits should be stuffed with zeros. The LM4548A DACs have 18-bit resolution and will therefore use the 18 MSBs of the 20-bit PCM data (MSB justified).

#### **SLOTS 3 & 4, OUTPUT FRAME**

Bits	Description	Comment
	19:0 (Left /Right Channels)	Slots used to stream data to
		DACs for all Primary or
19:0		Secondary modes.
		Set unused bits to "0"

(Continued)

#### SDATA\_OUT: Slots 5 to 12 - Reserved

These slots are not used by the LM4548A and should all be stuffed with zeros by the AC '97 Controller.




FIGURE 6. AC Link Input Frame

#### AC LINK INPUT FRAME: SDATA\_IN, CONTROLLER INPUT FROM LM4548A OUTPUT

The AC Link Input Frame contains status and PCM data from the LM4548A control registers and stereo ADC. Input Frames are carried on the SDATA\_IN signal which is an input to the AC '97 Digital Audio Controller and an output from the LM4548A codec. As shown in *Figure 3*, Input Frames are constructed from thirteen time slots: one Tag Slot followed by twelve Data Slots. The Tag Slot, Slot 0, contains 16 bits of which 5 are used by the LM4548A. One is used to indicate that the AC Link interface is fully operational and the other 4 to indicate the validity of the data in the four of the twelve following Data Slots that are used by the LM4548A. Each Frame consists of 256 bits with each of the twelve data slots containing 20 bits.

A new Input Frame is signaled with a low-to-high transition of SYNC. SYNC should be clocked from the controller on a rising edge of BIT\_CLK and, as shown in *Figure 6* and *Figure 7*, the first tag bit in the Frame ("Codec Ready") is clocked from the LM4548A by the next rising edge of BIT\_CLK. The LM4548A always clocks data to SDATA\_IN on a rising edge of BIT\_CLK and the controller is expected to sample SDATA\_IN on the next falling edge. The LM4548A samples SYNC on the rising edge of BIT\_CLK.

Input and Output Frames are aligned to the same SYNC transition.

The LM4548A checks each Frame to ensure 256 bits are received. If a new Frame is detected (a low-to-high transition on SYNC) before 256 bits are received from an old Frame then the new Frame is ignored *i.e.* no valid data is sent on SDATA\_IN until a valid new Frame is detected.

The LM4548A transmits data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0"s by the LM4548A.




FIGURE 7. Start of AC Link Input Frame

#### SDATA\_IN: Slot 0 - Codec/Slot Status Bits

The first bit (bit 15, "Codec Ready") of slot 0 in the AC Link Input Frame indicates when the codec's AC Link digital interface and its status/control registers are fully operational. The digital controller is then able to read the LSBs from the Powerdown Control/Stat register (26h) to determine the status of the four main analog subsections. It is important to check the status of these subsections after Initialization, Cold Reset or the use of the powerdown modes in order to minimize the risk of distorting analog signals passed before the subsections are ready.

The 4 bits 14, 13, 12 and 11 indicate that the data in slots 1, 2, 3 and 4, respectively, are valid.

(Continued)

#### **SLOT 0, INPUT FRAME**

Bit	Description	Comment
4.5	Codec Ready	1 = AC Link Interface Ready
15	Bit	
14	Slot 1 data	1 = Valid Status Address or
14	valid	Slot Request
13	Slot 2 data	1 = Valid Status Data
	valid	
12	Slot 3 data	1 = Valid PCM Data
12	valid	(Left ADC)
11	Slot 4 data	1 = Valid PCM Data
11	valid	(Right ADC)

#### SDATA\_IN: Slot 1 - Status Address / Slot Request Bits

This slot echoes (in bits 18 - 12) the 7-bit address of the codec control/status register received from the controller as part of a read-request in the previous frame. If no read-request was received, the codec stuffs these bits with zeros.

Bits 11, 10 are Slot Request bits that support the Variable Rate Audio (VRA) capabilities of the LM4548A. For all codec Primary and Secondary modes, the left and right channels of the DAC take PCM data from slots 3 and 4 in the Output Frame respectively. The codec will therefore use bits 11 and 10 to request DAC data from these two slots. If bit 11 and 10 are set to 0, the controller should respond with valid PCM data in slots 3 and 4 of the next Output Frame. If bits 11 and 10 are set to 1, the controller should not send data.

The codec has full control of the slot request bits. By default, data is requested in every frame, corresponding to a sample rate equal to the frame rate (SYNC frequency) - 48 kHz when XTAL\_IN = 24.576 MHz. To send samples at a rate below the frame rate, a controller should set VRA = 1 (bit 0 in the Extended Audio Control/Status register, 2Ah) and program the desired rate into the PCM DAC Rate register, 2Ch. Both DAC channels operate at the same sample rate. Values for common sample rates are given in the Register Description section (Sample Rate Control Registers, 2Ch, 32h) but any rate between 4 kHz and 48 kHz (to a resolution of 1 Hz) is supported. Slot Requests from the LM4548A are issued completely deterministically. For example if a sample rate of 8000 Hz is programmed into 2Ch then the LM4548A will always issue a slot request in every sixth frame. A frequency of 9600 Hz will result in a request every fifth frame while a frequency of 8800 Hz will cause slot requests to be spaced alternately five and six frames apart. This determinism makes it easy to plan task scheduling on a system controller and simplifies application software development.

The LM4548A will ignore data in Output Frame slots that do not follow an Input Frame with a Slot Request. For example, if the LM4548A is expecting data at a 8000 Hz rate yet the AC '97 Digital Audio Controller continues to send data at 48000 Hz, then only those one-in-six audio samples that follow a Slot Request will be used by the DAC. The rest will be discarded.

Bits 9 – 2 are request bits for slots not used by the LM4548A and are stuffed with zeros. Bits 1 and 0 are reserved and are also stuffed with zeros.

#### **SLOT 1, INPUT FRAME**

Bits	Description	Comment
19	Reserved	Stuffed with "0" by LM4548A
18:12	Status Register Index	Echo of the requested Status Register address
11	Slot 3 Request bit (For left DAC PCM data)	0 = Controller should send valid data in Slot 3 of the next Output Frame 1 = Controller should not send Slot 3 data
10	Slot 4 Request bit (For right DAC PCM data)	0 = Controller should send valid data in Slot 4 of the next Output Frame 1 = Controller should not send Slot 4 data
9:2	Unused Slot Request bits	Stuffed with "0"s by LM4548A
1,0	Reserved	Stuffed with "0"s by LM4548A

#### SDATA\_IN: Slot 2 - Status Data

This slot returns 16-bit status data read from a codec control/ status register. The codec sends the data in the frame following a read-request by the controller (bit 15, slot 1 of the Output Frame). If no read-request was made in the previous frame the codec will stuff this slot with zeros.

#### **SLOT 2, INPUT FRAME**

Bits	Description	Comment
	Status Data	Data read from a codec
19:4		control/status register.
19.4		Stuffed with "0"s if no
		read-request in previous frame.
3:0	Reserved	Stuffed with "0"s by LM4548A

#### SDATA\_IN: Slot 3 - PCM Record Left Channel

This slot contains sampled data from the left channel of the stereo ADC. The signal to be digitized is selected using the Record Select register (1Ah) and subsequently routed through the Record Select Mux and the Record Gain amplifier to the ADC.

This is a 20-bit slot and the digitized 18-bit PCM data is transmitted in an MSB justified format. The remaining 2 LSBs are stuffed with zeros.

#### **SLOT 3, INPUT FRAME**

Bits	Description	Comment
	PCM Record	18-bit PCM sample from left
19:2	Left Channel	ADC
	data	
1:0	Reserved	Stuffed with "0"s by LM4548A

(Continued)

#### SDATA\_IN: Slot 4 - PCM Record Right Channel

This slot contains sampled data from the right channel of the stereo ADC. The signal to be digitized is selected using the Record Select register (1Ah) and subsequently routed through the Record Select Mux and the Record Gain amplifier to the ADC.

This is a 20-bit slot and the digitized 18-bit PCM data is transmitted in an MSB justified format. The remaining 2 LSBs are stuffed with zeros.

#### **SLOT 4, INPUT FRAME**

Bits	Description	Comment
		18-bit PCM sample from right
19:2	Right Channel	ADC
	data	
1:0	Reserved	Stuffed with "0"s by LM4548A

#### SDATA\_IN: Slots 5 to 12 - Reserved

Slots 5 - 12 of the AC Link Input Frame are not used for data by the LM4548A and are always stuffed with zeros.

### **Register Descriptions**

Default settings are indicated by \*.

#### **RESET REGISTER (00h)**

Writing any value to this register causes a Register Reset which changes all registers back to their default values. If a read is performed on this register, the LM4548A will return a value of 0D40h. This value can be interpreted in accordance with the AC '97 specification to indicate that National 3D Sound is implemented and 18-bit data is supported for both the ADCs and DACs.

#### **MASTER VOLUME REGISTER (02h)**

This output register allows the output level from either channel of the stereo LINE\_OUT to be muted or attenuated over the range 0 dB – 46.5 dB in nominal 1.5 dB steps. There are 5 bits of volume control for each channel and both stereo channels can be individually attenuated. The mute bit (D15) acts simultaneously on both stereo channels of LINE\_OUT.

Mute	Mx4:Mx0	Function
0	0 0000	0dB attenuation
0	1 1111	46.5dB attenuation
1	x xxxx	*mute
Default: 8000h		

#### LINE LEVEL VOLUME REGISTER (04h)

This output register allows the level from both channels of LNLVL\_OUT to be muted or individually attenuated over the range 0 dB - 46.5 dB in nominal 1.5 dB steps. There are 5 bits of volume control for each channel plus one mute bit. The mute bit (D15) acts on both channels. Operation of this register and LNLVL\_OUT matches that of the Master Volume register and the LINE\_OUT output.

#### **MONO VOLUME REGISTER (06h)**

This output register allows the level from MONO\_OUT to be muted or attenuated over the range 0 dB - 46.5 dB in nominal 1.5 dB steps. There are 5 bits of volume control and one mute bit (D15).

Mute	MM4:MM0	Function	
0	0 0000	0dB attenuation	
0	1 1111	46.5dB attenuation	
1	X XXXX	*mute	
Default: 8000h			

#### PC BEEP VOLUME REGISTER (0Ah)

This input register adjusts the level of the mono PC\_BEEP input to the stereo mixer MIX2 where it is summed equally into both channels of the Stereo Mix signal. PC\_BEEP can be both muted and attenuated over a range of 0 dB to 45 dB in nominal 3 dB steps. Note that the default setting for the PC\_Beep Volume register is 0 dB attenuation rather than mute.

Mute	PV3:PV0	Function	
0	0000	*0dB attenuation	
0	1111	45dB attenuation	
1	XXXX	mute	
Default: 0000h			

#### MIXER INPUT VOLUME REGISTERS (Index 0Ch - 18h)

These input registers adjust the volume levels into the stereo mixers MIX1 and MIX2. Each channel may be adjusted over a range of +12dB gain to 34.5dB attenuation in 1.5dB steps. For stereo ports, volumes of the left and right channels can be independently adjusted. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channels. The Mic Volume register (0Eh) controls an additional 20dB boost for the selected microphone input by setting the 20dB bit (bit D6).

Mute	Gx4:Gx0	Function	
0	0 0000	+12dB gain	
0	0 1000	0dB gain	
0	1 1111	34.5dB attenuation	
1	X XXXX *mute		
Default:	8008h (mono registers)		
	8808h (stereo registers)		

#### **RECORD SELECT REGISTER (1Ah)**

This register independently controls the sources for the right and left channels of the stereo ADC. The default value of 0000h corresponds to selecting the (mono) Mic input for both channels.

SL2:SL0	Source for Left Channel ADC
0	*Mic input
1	CD input (L)
2	VIDEO input (L)
3	AUX input (L)
4	LINE_IN input (L)
5	Stereo Mix (L)
6	Mono Mix
7	PHONE input

SR2:SR0	Source for Right Channel ADC
0	*Mic input
1	CD input (R)
2	VIDEO input (R)
3	AUX input (R)
4	LINE_IN input (R)
5	Stereo Mix (R)
6	Mono Mix
7	PHONE input

Default: 0000h

#### **RECORD GAIN REGISTER (1Ch)**

This register controls the input levels for both channels of the stereo ADC. The inputs come from the Record Select Mux and are selected via the Record Select Control register, 1Ah. The gain of each channel can be individually programmed from 0dB to +22.5dB in 1.5dB steps. Both channels can also be muted by setting the MSB to 1.

### Register Descriptions (Continued)

#### Record Gain Register (1Ch)

Mute	Gx3:Gx0	Function	
0	1111	22.5dB gain	
0	0000	0dB gain	
1 XXXX *mute			
Default: 8000h			

#### **GENERAL PURPOSE REGISTER (20h)**

This register controls many miscellaneous functions implemented on the LM4548A. The miscellaneous control bits include POP which allows the DAC output to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO\_OUT source, MS which controls the Microphone Selection mux and LPBK which connects the output of the stereo ADC to the input of the stereo DAC. LPBK provides a mixed-mode analog and digital loopback path between analog inputs and analog outputs.

BIT	Function	
POP	PCM Out Path:	*0 = 3D allowed
FOF		1 = 3D bypassed
3D	National 3D Sound:	*0 = off
30		1 = on
MIX	Mono output select:	*0 = Mix
		1 = Mic
MS	Mic select:	*0 = MIC1
IVIO		1 = MIC2
LPBK	ADC/DAC Loopback:	*0 = No Loopback
		1 = Loopback
Default: 00	)00h	

#### 3D CONTROL REGISTER (22h)

This read-only (0101h) register indicates, in accordance with the AC '97 Rev 2 Specification, the fixed depth and center characteristics of the National 3D Sound stereo enhancement.

BIT	Function		
POP	PCM Out Path:	*0 = 3D allowed	
FOF		1 = 3D bypassed	
3D	National 3D Sound:	*0 = off	
30		1 = on	
MIX	Mono output select:	*0 = Mix	
		1 = Mic	
MS	Mic select:	*0 = MIC1	
IVIO		1 = MIC2	
LPBK	ADC/DAC Loopback:	*0 = No Loopback	
		1 = Loopback	
Default: 00	000h		

#### POWERDOWN CONTROL / STATUS REGISTER (26h)

This read/write register is used both to monitor subsystem readiness and also to program the LM4548A powerdown states. The 4 LSBs indicate status and 6 of the 8 MSBs control powerdown.

The 4 LSBs of this register indicate the status of the 4 audio subsections of the codec: Reference voltage, Analog mixers and amplifiers, DAC section, ADC section. When the "Codec Ready" indicator bit in the AC Link Input Frame (SDATA\_IN: slot 0, bit 15) is a "1", it indicates that the AC Link and AC '97 registers are in a fully operational state and that control and status information can be transferred. It does not indicate that the codec is ready to send or receive audio PCM data or to pass signals through the analog I/O and mixers. To determine that readiness, the Controller must check that the 4 LSBs of this register are set to "1" indicating that the appropriate audio subsections are ready.

The powerdown bits PR0 - PR5 control internal subsections of the codec. They are implemented in compliance with AC '97 Rev 2 to support the standard device power management states D0 - D3 as defined in the ACPI and PCI Bus Power Management specification.

PR0 controls the powerdown state of the ADC and associated sampling rate conversion circuitry. PR1 controls powerdown for the DAC and the DAC sampling rate conversion circuitry. PR2 powers down the mixer circuits (MIX1, MIX2, National 3D Sound, Mono Out, Line Out). PR3 powers down  $V_{\rm REF}$  in addition to all the same mixer circuits as PR2. PR4 powers down the AC Link digital interface – see  $\it Figure~8~$  for signal powerdown timing. PR5 disables internal clocks. PR6 and PR7 are not used.

BIT#	BIT	Function: Status	
0	ADC	1 = ADC section ready to	
	ADC	transmit data	
4	DAC	1 = DAC section ready to	
'	DAC	accept data	
2	ANL	1 = Analog mixers ready	
3	REF	1 = V <sub>REF</sub> is up to nominal level	
BIT#	BIT	Function: Powerdown	
Q	DDA	1 = Powerdown ADCs and	
1 0	IFNU		

BIT#	BIT	Function: Powerdown	
8	PR0	1 = Powerdown ADCs and	
		Record Select Mux	
9	PR1	1 = Powerdown DACs	
10	PR2	1 = Powerdown Analog Mixer	
10	1112	(V <sub>REF</sub> still on)	
11	PR3	1 = Powerdown Analog Mixer	
II FNS	FNS	(V <sub>REF</sub> off)	
12	PR4	1 = Powerdown AC Link digital	
12	1114	interface (BIT_CLK off)	
13	PR5	1 = Disable Internal Clock	
14	PR6	Not Used	
15	PR7	Not Used	
Default: 00	00Xh		

### **EXTENDED AUDIO ID REGISTER (28h)**

This read-only register identifies which AC '97 Extended Audio features are supported. The LM4548A features VRA (Variable Rate Audio) and ID1, ID0 (Multiple Codec support). VRA is indicated by a "1" in bit 0. The two MSBs, ID1 and ID0, show the current Codec Identity as defined by the

### Register Descriptions (Continued)

Identity pins ID1#, ID0# (pins 46, 45). Codec mode selections are shown in the table below.

Pin 46 (ID1#)	Pin 45 (ID0#)	D15,28h (ID1)	D14,28h (ID0)	Codec Identity Mode
NC/V <sub>DD</sub>	NC/V <sub>DD</sub>	0	0	Primary
NC/V <sub>DD</sub>	GND	0	1	Secondary 1
GND	NC/V <sub>DD</sub>	1	0	Secondary 2
GND	GND	1	1	Secondary 3

# EXTENDED AUDIO STATUS/CONTROL REGISTER (2Ah)

This read/write register provides status and control of the variable sample rate capabilities in the LM4548A. Setting the LSB of this register to "1" enables Variable Rate Audio (VRA) mode and allows DAC and ADC sample rates to be programmed via registers 2Ch and 32h respectively.

BIT	Function
VRA	*0 = VRA off (Frame-rate sampling)
	1 = VRA on
Default: 0000h	

#### SAMPLE RATE CONTROL REGISTERS (2Ch, 32h)

These read/write registers are used to set the sample rate for the left and right channels of the DAC (PCM DAC Rate, 2Ch) and the ADC (PCM ADC Rate, 32h). When Variable Rate Audio is enabled via bit 0 of the Extended Audio Control/Status register (2Ah), the sample rates can be programmed, in 1 Hz increments, to be any value from 4 kHz to 48 kHz. The value required is the hexadecimal representation of the desired sample rate,  $e.g.~8000_{10} = 1F40h$ . Below is a list of the most common sample rates and the corresponding register (hex) values.

#### **Common Sample Rates**

SR15:SR0	Sample Rate (Hz)
1F40h	8000
2B11h	11025
3E80h	16000
5622h	22050
AC44h	44100
*BB80h	*48000

#### **VENDOR ID REGISTERS (7Ch, 7Eh)**

These two read-only (4E53h, 4348h) registers contain National's Vendor ID and National's LM45xx codec version designation. The first 24 bits represent the three ASCII characters "NSC" which is National's Vendor ID for Microsoft's Plug and Play. The last 8 bits are the two binary-coded-decimal characters, 4, 8 and identify the codec to be an LM4548A

#### RESERVED REGISTERS

Do not write to reserved registers. In particular, do not write to registers 24h, 5Ah, 74h and 7Ah. All registers not listed in the LM4548A Register Map are reserved. Reserved registers will return 0000h if read.

#### **Low Power Modes**

The LM4548A provides 6 bits to control the powerdown state of internal analog and digital subsections and clocks. These 6 bits (PR0 – PR5) are located in the 8 MSBs of the Powerdown Control/Status register, 26h. The status of the four main analog subsections is given by the 4 LSBs in the same register, 26h.

The powerdown bits are implemented in compliance with AC '97 Rev 2 to support the standard device power management states D0 – D3 as defined in the ACPI and PCI Bus Power Management specification.

PR0 controls the powerdown state of the ADC and associated sampling rate conversion circuitry. PR1 controls powerdown for the DAC and the DAC sampling rate conversion circuitry. PR2 powers down the mixer circuits (MIX1, MIX2, National 3D Sound, Mono Out, Line Out). PR3 powers down VREF in addition to all the same mixer circuits as PR2. PR4 powers down the AC Link Digital Interface – see *Figure 8* for signal powerdown timing. PR5 disables internal clocks but leaves the crystal oscillator and BIT\_CLK running (needed for minimum Primary mode powerdown dissipation in multicodec systems). PR6 and PR7 are not used.

After a subsection has undergone a powerdown cycle, the appropriate status bit(s) in the Powerdown Control/Status register (26h) must be polled to confirm readiness. In particular the startup time of the  $V_{REF}$  circuitry depends on the value of the decoupling capacitors on pin 27 (3.3  $\mu$ F, 0.1  $\mu$ F in parallel is recommended).

When the AC Link Digital Interface is powered down the codec output signals SDATA\_IN and BIT\_CLK (Primary mode) are cleared to zero and no control data can be passed between controller and codec(s). This powerdown state can be cleared in two ways: Cold Reset (RESET# = 0) or Warm Reset (SYNC = 1, no BIT\_CLK). Cold Reset sets all registers back to their default values (including clearing PR4) whereas Warm Reset only clears the PR4 bit and restarts the AC Link Digital Interface leaving all register contents otherwise unaffected. For Warm Reset (see Timing Diagrams), the SYNC input is used asynchronously. The LM4548A codec allows the AC Link digital interface powerdown state to be cleared immediately so that its duration can be essentially as short as T<sub>SH</sub>, the Warm Reset pulse width. However, for conformance with AC '97 Rev 2, Warm Reset should not be applied within four frame times of powerdown i.e. the AC Link powerdown state should be allowed to last at least 82.8 µs.

### Low Power Modes (Continued)




FIGURE 8. AC Link Powerdown Timing

### **Improving System Performance**

The audio codec is capable of dynamic range performance in excess of 90 db., but the user must pay careful attention to several factors to achieve this. A primary consideration is keeping analog and digital grounds separate, and connecting them together in only one place. Some designers show the connection as a zero ohm resistor, which allows naming the nets separately. Although it is possible to use a two layer board, it is recommended that a minimum of four layers be used, with the two inside layers being analog ground and digital ground. If EMI is a system consideration, then as many as eight layers have been successfully used. The 12 and 25 MHz. clocks can have significant harmonic content depending on the rise and fall times. With the exception of the digital VDD pins, (covered later) bypass capacitors should be very close to the package. The analog VDD pins should be supplied from a separate regulator to reduce noise. By operating the digital portion on 3.3V instead of 5V, an additional 0.5-0.7 db improvement can be obtained.

Depending on power supply layout, routing, and capacitor ESR, a device instability can occur, resulting in increased noise on the outputs. This can be eliminated by adding an inductor in the digital supply line between the supply bypass capacitors and the DVDD pins, which increases the high frequency impedance of the supply as seen by the part. This "current starving" technique slows down internal rise and fall times, which will improve the signal to noise ratio, especially at low temperatures. In addition, the EMI radiated from the board is also reduced.

### **Multiple Codecs**

#### **EXTENDED AC LINK**

Up to four codecs can be supported on the extended AC Link. These multiple codec implementations should run off a common BIT\_CLK generated by the Primary Codec. All codecs share the AC '97 Digital Controller output signals, SYNC, SDATA\_OUT, and RESET#. Each codec, however, supplies its own SDATA\_IN signal back to the controller, with the result that the controller requires one dedicated input pin per codec (*Figure 9*).

By definition there can be one Primary Codec and up to three Secondary Codecs on an extended AC Link. The Primary Codec has a Codec Identity = (ID1, ID0) = ID = 00 while Secondary Codecs take identities equal to 01, 10 or 11. The Codec Identity is used as a chip select function. This allows the Command and Status registers in any of the codecs to be individually addressed although the access mechanism for Secondary Codecs differs slightly from that for a Primary.

The Identity control pins, ID1#, ID0# (pins 46 and 45) are internally pulled up to  $\mathrm{DV}_{\mathrm{DD}}$ . The Codec may therefore be configured as 'Primary' either by leaving ID1, ID0 open (NC) or by strapping them externally to Digital  $\mathrm{V}_{\mathrm{DD}}$ .

The difference between Primary and Secondary codec modes is in their timing source and in the Tag Bit handling in Output Frames for Command/Status register access. For a timing source, a Primary codec divides down by 2 the frequency of the signal on XTAL\_IN and also generates this as the BIT\_CLK output for the use of the controller and any Secondary codecs. Secondary codecs use BIT\_CLK as an input and as their timing source and do not use XTAL\_IN or XTAL\_OUT. The use of Tag Bits is described below.

#### SECONDARY CODEC REGISTER ACCESS

For Secondary Codec access, the controller must set the tag bits for Command Address and Data in the Output Frame as invalid (i.e. equal to 0). The Command Address and Data tag bits are in slot 0, bits 14 and 13 and Output Frames are those in the SDATA\_OUT signal from controller to codec. The controller must also place the non-zero value (01, 10, or 11) corresponding to the Identity (ID1, ID0) of the target Secondary Codec into the Codec ID field (slot 0, bits 1 and 0) in that same Output Frame. The value set in the Codec ID field determines which of the three possible Secondary Codecs is accessed. Unlike a Primary Codec, a Secondary Codec will disregard the Command Address and Data tag bits when there is a match between the 2-bit Codec ID value (slot 0, bits 1 and 0) and the Codec Identity (ID1, ID0). Instead it uses the Codec-ID/Identity match to indicate that the Command Address in slot 1 and Command Data in slot 2 are valid.

### Multiple Codecs (Continued)

When reading from a Secondary Codec, the controller must send the correct Codec ID bits (*i.e.* the target Codec Identity in slot 0, bits 1 and 0) along with the read-request bit (slot 1, bit 19) and target register address (slot 1, bits 18 – 12). To write to a Secondary Codec, a controller must send the correct Codec ID bits when slot 1 contains a valid target register address and "write" indicator bit and slot 2 contains valid target register data. A write operation is only valid if the register address and data are both valid and sent within the same frame. When accessing the Primary Codec, the Codec ID bits are cleared and the tag bits 14 and 13 resume their role indicating the validity of Command Address and Data in slots 1 and 2.

The use of the tag bits in Input Frames (carried by the SDATA\_IN signal) is the same for Primary and Secondary Codecs.

The Codec Identity is determined by the input pins ID1#, ID0# (pins 46 and 45) and can be read as the value of the ID1, ID0 bits (D15, D14) in the Extended Audio ID register, 28h of the target codec.

Slots in the AC Link Output Frame are always mapped to carry data to the left DAC channel in slot 3 and data to the right DAC channel in slot 4. Similarly, slots in AC Link Input Frames are always mapped such that PCM data from the left ADC channel is carried by slot 3 and PCM data from the right ADC channel by slot 4. Output Frames are those carried by the SDATA\_OUT signal from the controller to the codec while Input Frames are those carried by the SDATA\_IN signal from the codec to the controller.

SLOT 0: TAG bits in Output Frames (controller to codec)

Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Valid	Slot 1	Slot 2	Slot 3	Slot 4	Х	Х	Х	Х	Х	Х	Х	Х	Х	ID1	ID0
Frame	Valid	Valid	Valid	Valid											

#### Extended Audio ID register (28h): Support for Multiple Codecs

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
28h	Extended Audio ID	ID1	ID0	х	Х	х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	VRA	X001h

### Multiple Codecs (Continued)





FIGURE 9. Multiple Codecs using Extended AC Link

#### **Test Modes**

AC '97 Rev 2 defines two test modes: ATE test mode and Vendor test mode. Cold Reset is the only way to exit either of them. The ATE test mode is activated if SDATA\_OUT is sampled high by the trailing edge (zero-to-one transition) of RESET#. In ATE test mode the codec AC Link outputs SDATA\_IN and BIT\_CLK are configured to a high impedance state to allow tester control of the AC Link interface for

controller testing. ATE test mode timing parameters are given in the Electrical Characteristics table. The Vendor test mode is entered if SYNC is sampled high by the zero-to-one transition of RESET#. Neither of these entry conditions can occur in normal AC Link operation but care must be taken to avoid mistaken activation of the test modes when using non standard controllers.

### Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead , LQFP, 7 X 7 X 1.4mm, JEDEC (M) Order Number LM4548AVH NS Package Number VBH48A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

VBH48A (Rev D)

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560