National Semiconductor

February 2000

LM2767
Switched Capacitor Voltage Converter

General Description

The LM2767 CMOS charge-pump voltage converter operates as a voltage doubler for an input voltage in the range of +1.8V to +5.5V. Two low cost capacitors and a diode are used in this circuit to provide at least 15 mA of output current.

The LM2767 operates at 11 kHz switching frequency to avoid audio voice-band interference. With an operating current of only 40 µA (operating efficiency greater than 90% with most loads), the LM2767 provides ideal performance for battery powered systems. The device is manufactured in a SOT23-5 package.

Features

- Doubles Input Supply Voltage
- SOT23-5 Package
- 20Ω Typical Output Impedance
- 96% Typical Conversion Efficiency at 15mA

Applications

- Cellular Phones
- Pagers
- PDAs, Organizers
- Operational Amplifier Power Suppliers
- Interface Power Suppliers
- Handheld Instruments

Basic Application Circuit

Voltage Doubler



Ordering Information

Order Number	Package Number	Package Marking	Supplied as
LM2767M5	MA05B	S17B (Note 1)	Tape and Reel (1000 units/reel)
LM2767M5X	MA05B	S17B (Note 1)	Tape and Reel (3000 units/reel)

Note 1: The small physical size of the SOT-23 package does not allow for the full part number marking. Devices will be marked with the designation shown in the column Package Marking.

Connection Diagram

5-Lead SOT (M5)



10127413

Top View With Package Marking

10127422

Actual Size

Pin Description

Pin	Name	Function
1	V_{OUT}	Positive voltage output.
2	GND	Power supply ground input.
3	CAP–	Connect this pin to the negative terminal of the charge-pump capacitor.
4	V+	Power supply positive voltage input.
5	CAP+	Connect this pin to the positive terminal of the charge-pump capacitor.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V+ to GND, or V+ to V_{OUT})	5.8V
V_{OUT} Continuous Output Current	30 mA
Output Short-Circuit Duration to GND (Note 3)	1 sec.
Continuous Power Dissipation (T_A = 25˚C)(Note 4)	400 mW
T_{JMax}(Note 4)	150˚C

Operating Ratings

θ_{JA} (Note 4)	210˚C/W
Junction Temperature Range	−40˚C to 100˚C
Ambient Temperature Range	−40˚C to 85˚C
Storage Temperature Range	−65˚C to 150˚C
Lead Temp. (Soldering, 10 sec.)	240˚C
ESD Rating (Note 5)	
Human Body Model	2kV
Machine Model	200V

Electrical Characteristics

Limits in standard typeface are for T_J = 25˚C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified: V+ = 5V, $C_1 = C_2$ = 10 µF. (Note 6)

Symbol	Parameter	Condition	Min	Typ	Max	Units
V+	Supply Voltage		**1.8**		**5.5**	V
I_Q	Supply Current	No Load		40	**90**	µA
I_L	Output Current	1.8V ≤ V+ ≤ 5.5V	**15**			mA
R_{OUT}	Output Resistance (Note 7)	I_L = 15 mA		20	**40**	Ω
f_{OSC}	Oscillator Frequency	(Note 8)	**8**	22	**50**	kHz
f_{SW}	Switching Frequency	(Note 8)	**4**	11	**25**	kHz
P_{EFF}	Power Efficiency	R_L (5.0k) between GND and OUT		98		%
		I_L = 15 mA to GND		96		
V_{OEFF}	Voltage Conversion Efficiency	No Load		99.96		%

Note 2: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 3: V_{OUT} may be shorted to GND for one second without damage. For temperatures above 85˚C, V_{OUT} must not be shorted to GND or device may be damaged.

Note 4: The maximum allowable power dissipation is calculated by using $P_{DMax} = (T_{JMax} - T_A)/\theta_{JA}$, where T_{JMax} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance of the specified package.

Note 5: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Note 6: In the test circuit, capacitors C_1 and C_2 are 10 µF, 0.3Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.

Note 7: Specified output resistance includes internal switch resistance and capacitor ESR. See the details in the application information for positive voltage doubler.

Note 8: The output switches operate at one half of the oscillator frequency, $f_{OSC} = 2f_{SW}$.

Test Circuit



FIGURE 1. LM2767 Test Circuit

Typical Performance Characteristics

(Circuit of Figure 1, V_{IN} = 5V, T_A = 25˚C unless otherwise specified)

Supply Current vs Supply Voltage



Output Resistance vs Capacitance



Output Resistance vs Supply Voltage



Output Resistance vs Temperature



Typical Performance Characteristics (Circuit of Figure 1, V_{IN} = 5V, T_A = 25˚C unless otherwise specified) (Continued)

Output Voltage vs Load Current



10127408

Efficiency vs Load Current



10127409

Switching Frequency vs Supply Voltage



10127410

Switching Frequency vs Temperature



10127411

Output Ripple vs Load Current



10127423

Circuit Description

The LM2767 contains four large CMOS switches which are switched in a sequence to double the input supply voltage. Energy transfer and storage are provided by external capacitors. Figure 2 illustrates the voltage conversion scheme. When S_2 and S_4 are closed, C_1 charges to the supply voltage V+. During this time interval, switches S_1 and S_3 are open. In the next time interval, S_2 and S_4 are open; at the same time, S_1 and S_3 are closed, the sum of the input voltage V+ and the voltage across C_1 gives the 2V+ output voltage when there is no load. The output voltage drop when a load is added is determined by the parasitic resistance ($R_{ds(on)}$ of the MOSFET switches and the ESR of the capacitors) and the charge transfer loss between capacitors. Details will be discussed in the following application information section.



FIGURE 2. Voltage Doubling Principle

Application Information

POSITIVE VOLTAGE DOUBLER

The main application of the LM2767 is to double the input voltage. The range of the input supply voltage is 1.8V to 5.5V.

The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistance. The voltage source equals 2V+. The output resistance R_{out} is a function of the ON resistance of the internal MOSFET switches, the oscillator frequency, and the capacitance and ESR of C_1 and C_2. Since the switching current charging and discharging C_1 is approximately twice the output current, the effect of the ESR of the pumping capacitor C_1 will be multiplied by four in the output resistance. The output capacitor C_2 is charging and discharging at a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance. A good approximation of R_{out} is:

$$R_{OUT} \cong 2R_{SW} + \frac{2}{f_{OSC} \times C_1} + 4ESR_{C1} + ESR_{C2}$$

where R_{SW} is the sum of the ON resistances of the internal MOSFET switches shown in Figure 2. R_{SW} is typically 4.5Ω for the LM2767.

The peak-to-peak output voltage ripple is determined by the oscillator frequency as well as the capacitance and ESR of the output capacitor C_2:

$$V_{RIPPLE} = \frac{I_L}{f_{OSC} \times C_2} + 2 \times I_L \times ESR_{C2}$$

High capacitance, low ESR capacitors can reduce both the output resistance and the voltage ripple.

The Schottky diode D_1 is only needed to protect the device from turning-on its own parasitic diode and potentially latching-up. During start-up, D_1 will also quickly charge up the output capacitor to V_{IN} minus the diode drop thereby decreasing the start-up time. Therefore, the Schottky diode D_1 should have enough current carrying capability to charge the output capacitor at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning-on. A Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10V/ms, a smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size.

CAPACITOR SELECTION

As discussed in the *Positive Voltage Doubler* section, the output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{I_L{}^2 R_L}{I_L{}^2 R_L + I_L{}^2 R_{OUT} + I_Q (V+)}$$

Where $I_Q(V+)$ is the quiescent power loss of the IC device, and $I_L{}^2R_{out}$ is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

The selection of capacitors is based on the allowable voltage droop (which equals I_{out} R_{out}), and the desired output voltage ripple. Low ESR capacitors (*Table 1*) are recommended to maximize efficiency, reduce the output voltage drop and voltage ripple.

TABLE 1. Low ESR Capacitor Manufacturers

Manufacturer	Phone	Website	Capacitor Type
Nichicon Corp.	(847)-843-7500	www.nichicon.com	PL & PF series, through-hole aluminum electrolytic
AVX Corp.	(843)-448-9411	www.avxcorp.com	TPS series, surface-mount tantalum
Sprague	(207)-324-4140	www.vishay.com	593D, 594D, 595D series, surface-mount tantalum
Sanyo	(619)-661-6835	www.sanyovideo.com	OS-CON series, through-hole aluminum electrolytic
Murata	(800)-831-9172	www.murata.com	Ceramic chip capacitors
Taiyo Yuden	(800)-348-2496	www.t-yuden.com	Ceramic chip capacitors
Tokin	(408)-432-8020	www.tokin.com	Ceramic chip capacitors

Other Applications

PARALLELING DEVICES

Any number of LM2767s can be paralleled to reduce the output resistance. Since there is no closed loop feedback, as found in regulated circuits, stable operation is assured. Each device must have its own pumping capacitor C_1, while only one output capacitor C_{out} is needed as shown in Figure 3. The composite output resistance is:

$$R_{OUT} = \frac{R_{OUT} \text{ of each LM2767}}{\text{Number of Devices}}$$



FIGURE 3. Lowering Output Resistance by Paralleling Devices

CASCADING DEVICES

Cascading the LM2767s is an easy way to produce a greater voltage (A two-stage cascade circuit is shown in Figure 4).

The effective output resistance is equal to the weighted sum of each individual device:

$$R_{out} = 1.5R_{out\_1} + R_{out\_2}$$

Note that increasing the number of cascading stages is practically limited since it significantly reduces the efficiency, increases the output resistance and output voltage ripple.



FIGURE 4. Increasing Output Voltage by Cascading Devices

REGULATING V_{OUT}

It is possible to regulate the output of the LM2767 by use of a low dropout regulator (such as LP2980-5.0). The whole converter is depicted in Figure 5.

A different output voltage is possible by use of LP2980-3.3, LP2980-3.0, or LP2980-adj.

Note that the following conditions must be satisfied simultaneously for worst case design:

$$2V_{in\_min} > V_{out\_min} + V_{drop\_max} \text{ (LP2980)} + I_{out\_max} \times R_{out\_max} \text{ (LM2767)}$$
$$2V_{in\_max} < V_{out\_max} + V_{drop\_min} \text{ (LP2980)} + I_{out\_min} \times R_{out\_min} \text{ (LM2767)}$$

Other Applications (Continued)



FIGURE 5. Generate a Regulated +5V from +3V Input Voltage

Physical Dimensions inches (millimeters) unless otherwise noted



5-Lead Small Outline Package (M5)
NS Package Number MA05B
For Order Numbers, refer to the table in the "Ordering Information" section of this document.

National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com