

LM2470 Monolithic Triple 7.0 ns CRT Driver

Features

- Well matched to the LM1236/46 CMOS preamplifiers
- Swing up to 60_{PP} (15V - 75V)
- 0V to 3.75V input range
- Stable with 0–20 pF capacitive loads and inductive peaking networks
- Convenient TO-220 staggered lead package style
- Maintains standard LM246X Family pinout which is designed for easy PCB layout


Applications

- 1024 x 768 displays up to 85 Hz refresh
- Pixel clock frequencies up to 95 MHz
- Monitors using video blanking

The diagram shows a differential amplifier circuit with six transistors (Q1-Q6) and nine resistors (R1-R9). The input V_{IN} is applied to the base of Q5. The base of Q6 is connected to V_{BB} . The bases of Q1 and Q2 are connected to the emitters of Q5 and Q6, respectively. The emitters of Q1 and Q2 are connected to ground through resistor R2. The emitters of Q3 and Q4 are connected to ground through resistor R5. The collector of Q3 is connected to V_{CC} through resistor R1. The collector of Q4 is connected to V_{CC} through resistor R4. The collector of Q5 is connected to V_{CC} through resistor R6. The collector of Q6 is connected to V_{CC} through resistor R7. The output V_{OUT} is taken from the collector of Q4. The circuit is biased by V_{BB} and V_{CC} . The resistors R1, R2, R3, R4, R5, R6, R7, R8, and R9 are labeled with their respective values. The transistors are labeled Q1, Q2, Q3, Q4, Q5, and Q6. The input is labeled V_{IN} and the output is labeled V_{OUT} . The power supply rails are labeled V_{CC} and V_{BB} . The ground is labeled GND.

FIGURE 1. Simplified Schematic Diagram (One Channel)

Connection Diagram



Note: Tab is at GND

20087102

Top View
Order Number LM2470TA

Absolute Maximum Ratings (Notes 1,

Machine Model

250V

3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	+96V
Bias Voltage (V_{BB})	+16V
Input Voltage (V_{IN})	0V to 4.5V
Storage Temperature Range (T_{STG})	-65°C to +150°C
Lead Temperature (Soldering, <10 sec.)	300°C
ESD Tolerance, Human Body Model	2 kV

Operating Ranges (Note 2)

V_{CC}	+60V to +85V
V_{BB}	+7V to +15V
V_{IN}	+0V to +3.75V
V_{OUT}	+15V to +75V
Case Temperature	-20°C to +100°C
Do not operate the part without a heat sink.	

Electrical Characteristics

(See Figure 2 for Test Circuit) Unless otherwise noted: $V_{CC} = +85V$, $V_{BB} = +8V$, $C_L = 8$ pF, $T_C = 50^\circ\text{C}$ DC Tests: $V_{IN} = 2.35V_{DC}$ AC Tests: Output = 40V_{PP}(35V - 75V) at 1MHz

Symbol	Parameter	Conditions	LM2470			Units
			Min	Typical	Max	
I_{CC}	Supply Current	All Three Channels, No Input Signal, No Output Load		32		mA
I_{BB}	Bias Current	All Three Channels		20		mA
V_{OUT}	DC Output Voltage	No AC Input Signal, $V_{IN} = 1.10V$	74	78	82	V_{DC}
A_V	DC Voltage Gain	No AC Input Signal	-24	-27	-30	
ΔA_V	Gain Matching	(Note 4), No AC Input Signal		1.0		dB
LE	Linearity Error	(Notes 4, 5), No AC Input Signal		5		%
t_R (40V _{PP})	Rise Time, 35V to 75V	(Note 6), 10% to 90%		7.0		ns
t_F (40V _{PP})	Fall Time, 35V to 75V	(Note 6), 90% to 10%		7.0		ns
OS (40V _{PP})	Overshoot, 35V to 75V	(Note 6)		1		%
t_R (60V _{PP})	Rise Time, 15V to 75V	(Note 6), 10% to 90%		7.5		ns
t_F (60V _{PP})	Fall Time, 15V to 75V	(Note 6), 90% to 10%		7.5		ns
OS (60V _{PP})	Overshoot, 15V to 75V	(Note 6)		5		%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may change when the device is not operated under the listed test conditions.


Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: Calculated value from Voltage Gain test on each channel.

Note 5: Linearity Error is the variation in dc gain from $V_{IN} = 1.0V$ to $V_{IN} = 3.5V$.

Note 6: Input from signal generator: $t_r, t_f < 1$ ns.

AC Test Circuit



Note: 8 pF load includes parasitic capacitance.

20087103

FIGURE 2. Test Circuit (One Channel)

Figure 2 shows a typical test circuit for evaluation of the LM2470. This circuit is designed to allow testing of the LM2470 in a 50Ω environment without the use of an expensive FET probe. The two 2490Ω resistors form a 200:1 divider with the 50Ω resistor and the oscilloscope. A test point is included for easy use of an oscilloscope probe. The compensation capacitor is used to compensate the stray capacitance of the two 2490Ω resistors to achieve flat frequency response.

Typical Performance Characteristics

($V_{CC} = +85 V_{DC}$, $V_{BB} = +8 V_{DC}$, $C_L = 8 pF$, $V_{OUT} = 40 V_{PP}$ (35V–75V), Test Circuit - Figure 2 unless otherwise specified)




FIGURE 3. V_{OUT} vs V_{IN}




FIGURE 4. Speed vs Temp.




FIGURE 5. LM2470 Pulse Response




FIGURE 6. Power Dissipation vs Frequency




FIGURE 7. Speed vs Offset




FIGURE 8. Speed vs Load Capacitance

Theory of Operation

The LM2470 is a high voltage monolithic three channel CRT driver suitable for high resolution display applications. The LM2470 operates with 85V and 8V power supplies. The part is housed in the industry standard 9-lead TO-220 molded plastic power package.

The circuit diagram of the LM2470 is shown in *Figure 1*. The PNP emitter follower, Q5, provides input buffering. Q1 and Q2 form a fixed gain cascode amplifier with resistors R1 and R2 setting the gain at -27 . Emitter followers Q3 and Q4 isolate the high output impedance of the cascode stage from the capacitance of the CRT cathode which decreases the sensitivity of the device to load capacitance. Q6 provides biasing to the output emitter follower stage to reduce cross-over distortion at low signal levels.

Figure 2 shows a typical test circuit for evaluation of the LM2470. This circuit is designed to allow testing of the LM2470 in a 50Ω environment without the use of an expensive FET probe. In this test circuit, the two $2.49k\Omega$ resistors form a 200:1 wideband, low capacitance probe when connected to a 50Ω coaxial cable and a 50Ω load (such as a 50Ω oscilloscope input). The input signal from the generator is ac coupled to the base of Q5.

Application Hints

INTRODUCTION

National Semiconductor (NSC) is committed to provide application information that assists our customers in obtaining the best performance possible from our products. The following information is provided in order to support this commitment. The reader should be aware that the optimization of performance was done using a specific printed circuit board designed at NSC. Variations in performance can be realized due to physical changes in the printed circuit board and the application. Therefore, the designer should know that component value changes may be required in order to optimize performance in a given application. The values shown in this document can be used as a starting point for evaluation purposes. When working with high bandwidth circuits, good layout practices are also critical to achieving maximum performance.

IMPORTANT INFORMATION

The LM2470 performance is targeted for the VGA (640 x 480) to XGA (1024 x 768, 85 Hz refresh) resolution market. The application circuits shown in this document to optimize

performance and to protect against damage from CRT arcover are designed specifically for the LM2470. If another member of the LM246X family is used, please refer to its datasheet.

POWER SUPPLY BYPASS

Since the LM2470 is a wide bandwidth amplifier, proper power supply bypassing is critical for optimum performance. Improper power supply bypassing can result in large overshoot, ringing or oscillation. $0.1\mu\text{F}$ capacitors should be connected from the supply pins, V_{CC} and V_{BB} , to ground, as close to the LM2470 as is practical. Additionally, a $47\mu\text{F}$ or larger electrolytic capacitor should be connected from both supply pins to ground reasonably close to the LM2470.

ARC PROTECTION

During normal CRT operation, internal arcing may occasionally occur. Spark gaps, in the range of 200V, connected from the CRT cathodes to CRT ground will limit the maximum voltage, but to a value that is much higher than allowable on the LM2470. This fast, high voltage, high energy pulse can damage the LM2470 output stage. The application circuit shown in *Figure 9* is designed to help clamp the voltage at the output of the LM2470 to a safe level. The clamp diodes, D1 and D2, should have a fast transient response, high peak current rating, low series impedance and low shunt capacitance. FDH400 or equivalent diodes are recommended. Do not use 1N4148 diodes for the clamp diodes. D1 and D2 should have short, low impedance connections to V_{CC} and ground respectively. The cathode of D1 should be located very close to a separately decoupled bypass capacitor (C3 in *Figure 9*). The ground connection of D2 and the decoupling capacitor should be very close to the LM2470 ground. This will significantly reduce the high frequency voltage transients that the LM2470 would be subjected to during an arcover condition. Resistor R2 limits the arcover current that is seen by the diodes while R1 limits the current into the LM2470 as well as the voltage stress at the outputs of the device. R2 should be a $\frac{1}{2}W$ solid carbon type resistor. R1 can be a $\frac{1}{4}W$ metal or carbon film type resistor. Having large value resistors for R1 and R2 would be desirable, but this has the effect of increasing rise and fall times. Inductor L1 is critical to reduce the initial high frequency voltage levels that the LM2470 would be subjected to. The inductor will not only help protect the device but it will also help minimize rise and fall times as well as minimize EMI. For proper arc protection, it is important to not omit any of the arc protection components shown in *Figure 9*.

Application Hints (Continued)




FIGURE 9. One Channel of the LM2470 with the Recommended Application Circuit

OPTIMIZING TRANSIENT RESPONSE

Referring to Figure 9, there are three components (R1, R2 and L1) that can be adjusted to optimize the transient response of the application circuit. Increasing the values of R1 and R2 will slow the circuit down while decreasing overshoot. Increasing the value of L1 will speed up the circuit as well as increase overshoot. It is very important to use inductors with very high self-resonant frequencies, preferably above 300 MHz. Ferrite core inductors from J.W. Miller Magnetics (part # 78FR--k) were used for optimizing the performance of the device in the NSC application board. The values shown in Figure 11 and Figure 12 can be used as a good starting point for the evaluation of the LM2470. Using variable resistors for R1 and the parallel resistor will simplify finding the values needed for optimum performance in a given application. Once the optimum values are determined the variable resistors can be replaced with fixed values.

EFFECT OF LOAD CAPACITANCE

Figure 8 shows the effect of increased load capacitance on the speed of the device. This demonstrates the importance of knowing the load capacitance in the application.

EFFECT OF OFFSET

Figure 7 shows the variation in rise and fall times when the output offset of the device is varied from 50 to 60 V_{DC}. The rise time shows a maximum variation relative to the center data point (55 V_{DC}) less than 8%. The fall time shows a variation of less than 1% relative to the center data point.

THERMAL CONSIDERATIONS

Figure 4 shows the performance of the LM2470 in the test circuit shown in Figure 2 as a function of case temperature. The figure shows that the rise time of the LM2470 increases by approximately 10% as the case temperature increases from 50°C to 100°C. This corresponds to a speed degradation of 2% for every 10°C rise in case temperature. The fall time increases by approximately 7% as the case temperature increases from 50°C to 100°C.

Figure 6 shows the maximum power dissipation of the LM2470 vs. Frequency when all three channels of the device are driving an 8 pF load with a 40 V_{p-p} alternating one pixel on, one pixel off signal. The graph assumes a 72% active time (device operating at the specified frequency) which is typical in a monitor application. The other 28% of the time the device is assumed to be sitting at the black level (75V in

this case). This graph gives the designer the information needed to determine the heat sink requirement for his application. The designer should note that if the load capacitance is increased the AC component of the total power dissipation will also increase.

The LM2470 case temperature must be maintained below 100°C. If the maximum expected ambient temperature inside the monitor is 70°C and the power dissipation is 5.3W (from Figure 6, 50 MHz max. video frequency), then a maximum heat sink thermal resistance can be calculated:

$$R_{TH} = \frac{100^{\circ}\text{C} - 70^{\circ}\text{C}}{5.3\text{W}} = 5.6^{\circ}\text{C/W}$$

This example assumes a capacitive load of 8 pF and no resistive load.

TYPICAL APPLICATION

A typical application of the LM2470 is shown in Figure 11 and Figure 12. Used in conjunction with an LM1246, a complete video channel from monitor input to CRT cathode can be achieved. Performance is ideal for 1024 x 768 resolution displays with pixel clock frequencies up to 95 MHz. Figure 11 and Figure 12 are the schematic for the NSC demonstration board that can be used to evaluate the LM1246/2471 combination in a monitor, and Figure 10 shows the typical response at the red cathode for this application. The input video rise time is 4.5ns, and the peaking component values are those recommended in Figure 12. Table 1 shows the typical 40Vpp cathode response of all three channels. Table 2 shows the typical 60Vpp cathode response of all three channels.

Application Hints (Continued)




FIGURE 10. Red Cathode Response

TABLE 1. LM2470 40V_{PP} Cathode Response

Channel	t _r /OS	t _f /OS
Red	7.6ns / 8%	7.6ns / 7%
Green	7.1ns / 7%	7.3ns / 6%
Blue	7.2ns / 8%	7.1ns / 8%

TABLE 2. LM2470 60V_{PP} Cathode Response

Channel	t _r /OS	t _f /OS
Red	8.4ns / 7%	7.9ns / 6%
Green	8.0ns / 6%	7.9ns / 4%
Blue	8.2ns / 6%	7.4ns / 6%

PC BOARD LAYOUT CONSIDERATIONS

For optimum performance, an adequate ground plane, isolation between channels, good supply bypassing and minimizing unwanted feedback are necessary. Also, the length of the signal traces from the preamplifier to the LM2470 and from the LM2470 to the CRT cathode should be as short as possible. The following references are recommended:

Ott, Henry W., "Noise Reduction Techniques in Electronic Systems", John Wiley & Sons, New York, 1976.

"Video Amplifier Design for Computer Monitors", National Semiconductor Application Note 1013.

Pease, Robert A., "Troubleshooting Analog Circuits", Butterworth-Heinemann, 1991.

Because of its high small signal bandwidth, the part may oscillate in a monitor if feedback occurs around the video channel through the chassis wiring. To prevent this, leads to the video amplifier input circuit should be shielded, and input circuit wiring should be spaced as far as possible from output circuit wiring.

NSC DEMONSTRATION BOARD

Figure 13 shows the routing and component placement on the NSC LM123X/246X demonstration board. The schematic of the board is shown in Figure 11 and Figure 12. This board provides a good example of a layout that can be used as a guide for future layouts. Note the location of the following components:

- C19—V_{CC} bypass capacitor, located very close to pin 4 and ground pins
- C20—V_{BB} bypass capacitors, located close to pin 8 and ground
- C46, C47, C48—V_{CC} bypass capacitors, near LM2470 and V_{CC} clamp diodes. Very important for arc protection.

The routing of the LM2470 outputs to the CRT is very critical to achieving optimum performance. Figure 14 shows the routing and component placement from pin 1 of the LM2470 to the blue cathode. Note that the components are placed so that they almost line up from the output pin of the LM2470 to the blue cathode pin of the CRT connector. This is done to minimize the length of the video path between these two components. Note also that D8, D9, R24 and D6 are placed to minimize the size of the video nodes that they are attached to. This minimizes parasitic capacitance in the video path and also enhances the effectiveness of the protection diodes. The anode of protection diode D8 is connected directly to a section of the the ground plane that has a short and direct path to the LM2470 ground pins. The cathode of D9 is connected to V_{CC} very close to decoupling capacitor C19 (see Figure 14) which is connected to the same section of the ground plane as D8. The diode placement and routing is very important for minimizing the voltage stress on the LM2470 during an arcover event. Lastly, notice that S3 is placed very close to the blue cathode and is tied directly to CRT ground.

Application Hints (Continued)





FIGURE 11. LM123X/LM124X - LM246X Demonstration Board Schematic

20087117


Application Hints (Continued)



20087118

FIGURE 12. LM123X/LM124X - LM246X Demonstration Board Schematic (continued)


Application Hints (Continued)



20087119

FIGURE 13. LM123X/LM124X - LM246X Demo Board Layout

Application Hints (Continued)




20087114

FIGURE 14. Trace Routing and Component Placement for Blue Channel Output

Physical Dimensions inches (millimeters)

unless otherwise noted



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

TA09A (Rev C)

CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NS Package Number TA09A
Order Number LM2470TA

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europa.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560