

LM118QML

Operational Amplifier

General Description

The LM118 is a precision high speed operational amplifier designed for applications requiring wide bandwidth and high slew rate. It features a factor of ten increase in speed over general purpose devices without sacrificing DC performance.

The LM118 has internal unity gain frequency compensation. This considerably simplifies its application since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feed forward compensation will boost the slew rate to over 150V/ μ s and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1 μ s.

The high speed and fast settling time of this op amp makes it useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers. This device is easy to apply and offers an order of magnitude better AC performance than industry standards such as the LM709.

Features


- 15 MHz small signal bandwidth
- Guaranteed 50V/ μ s slew rate
- Maximum bias current of 250 nA
- Operates from supplies of \pm 5V to \pm 20V
- Internal frequency compensation
- Input and output overload protected
- Pin compatible with general purpose op amps

Ordering Information

NS Part Number	JAN Part Number	NS Package Number	Package Description
LM118H/883		H08C	8LD TO-99 Metal Can
LM118J-8/883		J08A	8LD Cerdip
LM118J/883		J14A	14LD Cerdip
LM118WG/883		WG10A	10LD Ceramic SOIC

Fast Voltage Follower

(Note 1)




Note 1: Do not hard-wire as voltage follower ($R1 \geq 5 \text{ k}\Omega$)

20128313

Connection Diagram


Dual-In-Line Package



20128324

Top View
See NS Package Number J14A


Dual-In-Line Package



20128303

Top View
See NS Package Number J08A


Metal Can Package
(Note 2)



20128302

Top View
See NS Package Number H08C

Ceramic SOIC Package



20128363

Top View
See NS Package Number WG10A

Note 2: Pin connections shown on schematic diagram and typical applications are for TO-5 package.



Absolute Maximum Ratings (Note 3)

Supply Voltage	±20V
Power Dissipation (Note 4)	
8 LD Metal Can	750mW
8LD CERDIP	1000mW
14LD CERDIP	1250mW
10LD Ceramic SOIC	600mW
Differential Input Current (Note 5)	±10 mA
Input Voltage (Note 6)	±15V
Output Short-Circuit Duration	Continuous
Operating Temperature Range	−55°C ≤ T _A ≤ +125°C
Thermal Resistance	
θ _{JA}	
8 LD Metal Can (Still Air @ 0.5W)	160°C/W
8 LD Metal Can (500LF / Min Air flow @ 0.5W)	86°C/W
8LD CERDIP (Still Air @ 0.5W)	120°C/W
8LD CERDIP (500LF / Min Air flow @ 0.5W)	66°C/W
14LD CERDIP (Still Air @ 0.5W)	87°C/W
14LD CERDIP (500LF / Min Air flow @ 0.5W)	51°C/W
10LD Ceramic SOIC (Still Air @ 0.5W)	198°C/W
10LD Ceramic SOIC (500LF / Min Air flow @ 0.5W)	124°C/W
θ _{JC}	
8 LD Metal Can	48°C/W
8LD CERDIP	17°C/W
14LD CERDIP	17°C/W
10LD Ceramic SOIC	22°C/W
Storage Temperature Range	−65°C ≤ T _A ≤ +150°C
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance (Note 7)	2000V

Quality Conformance Inspection

Mil-Std-883, Method 5005; Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

LM118 883 Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified.

DC $V_{CC} = \pm 15V$, $V_{CM} = 0V$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$V_{CM} = \pm 11.5V$, $R_S = 50\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
		$V_{CC} = \pm 20V$, $R_S = 50\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
		$V_{CC} = \pm 20V$, $V_{CM} = \pm 15V$, $R_S = 50\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
I_{IO}	Input Offset Current	$V_{CM} = \pm 11.5V$, $R_S = 10K\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
		$V_{CC} = \pm 20V$, $R_S = 10K\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
		$V_{CC} = \pm 5V$, $R_S = 10K\Omega$		-4.0	+4.0	mV	1
				-6.0	+6.0	mV	2, 3
I_{IB}	Input Bias Current	$V_{CM} = \pm 11.5V$, $R_S = 10K\Omega$		-50	+50	nA	1
				-100	+100	nA	2, 3
		$V_{CC} = \pm 20V$, $R_S = 10K\Omega$		-50	+50	nA	1
				-100	+100	nA	2, 3
		$V_{CC} = \pm 5V$, $R_S = 10K\Omega$		-50	+50	nA	1
				-100	+100	nA	2, 3
PSRR	Power Supply Rejection Ratio	$+V_{CC} = 20V$ to $5V$, $R_S = 50\Omega$		1.0	250	nA	1
		$-V_{CC} = -20V$ to $-5V$, $R_S = 50\Omega$		1.0	500	nA	2, 3
CMRR	Common Mode Rejection Ratio	$V_{CC} = \pm 20V$, $R_S = 10K\Omega$		1.0	250	nA	1
		$V_{CC} = \pm 5V$, $R_S = 10K\Omega$		1.0	500	nA	2, 3
$+I_{OS}$	Short Circuit Current	$t < 25mS$		1.0	250	nA	1
$-I_{OS}$	Short Circuit Current	$t < 25mS$		1.0	500	nA	2, 3
I_{CC}	Power Supply Current	$V_{CC} = \pm 20V$		70		dB	1, 2, 3
				70		dB	1, 2, 3
				80		dB	1, 2, 3
V_{IO} adj.	Input Offset Voltage Adjust	$V_{CC} = \pm 15V$, $V_{CM} = \pm 11.5V$, $R_S = 50\Omega$		80		dB	1, 2, 3
$+I_{OS}$	Short Circuit Current	$t < 25mS$		-65	-5.0	mA	1, 2, 3
$-I_{OS}$	Short Circuit Current	$t < 25mS$		5.0	65	mA	1, 2
I_{CC}	Power Supply Current	$V_{CC} = \pm 20V$		5.0	80	mA	3
					8.0	mA	1
					7.0	mA	2
V_{IO} adj.	Input Offset Voltage Adjust	$V_{CC} = \pm 20V$			11	mA	3
R_I	Input Resistance	$V_{CC} = \pm 20V$		4.0	-4.0	mV	1
V_I	Input Voltage Range	$V_{CC} = \pm 15V$	(Note 9)	1.0		M Ω	1
A_{VS}	Large Signal Voltage Gain	$R_L = 2K\Omega$, $V_O = 0$ to $-10V$	(Note 8)	-11.5	+11.5	V	1, 2, 3
V_O	Output Voltage Swing	$R_L = 2K\Omega$, $V_O = 0$ to $-10V$	(Note 10)	50		V/mV	4
			(Note 10)	25		V/mV	5, 6
		$R_L = 2K\Omega$, $V_O = 0$ to $+10V$	(Note 10)	50		V/mV	4
			(Note 10)	25		V/mV	5, 6
V_O	Output Voltage Swing	$R_L = 2K\Omega$		+12	-12	V	4, 5, 6

LM118 883 Electrical Characteristics (Continued)

AC Parameters

The following conditions apply parameters, unless otherwise specified.

AC $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = 2K\Omega$, $C_L = 33pF$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
S_R	Slew Rate	$V_{CC} = \pm 20V$, $V_I = -5V$ to $+5V$, $A_V=1$		50		V/ μ S	7
		$V_{CC} = \pm 20V$, $V_I = +5V$ to $-5V$, $A_V=1$		50		V/ μ S	7

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 5: The inputs are shunted with back-to-back diodes for over voltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.

Note 6: For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.

Note 7: Human body model, 1.5 k Ω in series with 100 pF.


Note 8: Guaranteed by CMRR

Note 9: Guaranteed parameter not tested

Note 10: Datalog in K = V/mV


Typical Performance Characteristics

Input Current




20128325

Voltage Gain




20128326

Power Supply Rejection




20128327

Input Noise Voltage




20128328

Common Mode Rejection



20128329


Supply Current



20128330


Typical Performance Characteristics (Continued)

Closed Loop Output Impedance




20128331

Current Limiting




20128332

Input Current




20128333

Unity Gain Bandwidth




20128334

Voltage Follower Slew Rate



20128335


Inverter Settling Time



20128336


Typical Performance Characteristics (Continued)

Large Signal Frequency Response




20128337

Open Loop Frequency Response




20128338

Voltage Follower Pulse Response




20128339

Large Signal Frequency Response




20128340

Open Loop Frequency Response



20128341


Inverter Pulse Response



20128342

Auxiliary Circuits


Feedforward Compensation for Greater Inverting Slew Rate (Note 11)



*Balance circuit necessary for increased slew.


Note 11: Slew rate typically 150V/μs.

Compensation for Minimum Settling Time (Note 12)




Note 12: Slew and settling time to 0.1% for a 10V step change is 800 ns.

Offset Balancing




20128310

Isolating Large Capacitive Loads



20128311


Overcompensation



20128312


Typical Applications

Fast Voltage Follower
(Note 13)



20128313

Integrator or Slow Inverter




20128314

$C_F = \text{Large}$
($C_F \geq 50 \text{ pF}$)

*Do not hard-wire as integrator or slow inverter; insert a 10k-5 pF network in series with the input, to prevent oscillation.


Note 13: Do not hard-wire as voltage follower ($R1 \geq 5 \text{ k}\Omega$)

Fast Summing Amplifier



20128315


Differential Amplifier



20128316


Typical Applications (Continued)

Fast Sample and Hold



20128318

D/A Converter Using Ladder Network




20128319

*Optional — Reduces settling time.

Typical Applications (Continued)

Four Quadrant Multiplier



20128317


ΔOutput zero.

*“Y” zero

+“X” zero

‡Full scale adjust.

D/A Converter Using Binary Weighted Network



20128320

*Optional — Reduces settling time.

The diagram shows an LM118 precision centrabuck converter circuit. The input inductor $L1^*$ is connected to the inverting input (pin 2) of the LM118. A feedback resistor $R1$ (750 Ω) connects the output (pin 6) to the inverting input. The non-inverting input (pin 3) is connected to a voltage divider consisting of a 20K 1% resistor $R2$ and a 20K resistor $R3$. A 1000 pF capacitor $C1$ is connected in parallel with $R2$ to ground. A 1000 pF capacitor $C2$ is connected in parallel with $R3$ to the output. The output is labeled "OUTPUT".

$$f = \frac{1}{2\pi R_2 C_1}$$


The circuit diagram shows a precision current source. At the top, a +15V supply is connected to a 1K NULL potentiometer in series with two 12K 1% resistors. The wiper of the potentiometer is connected to pin 2 (inverting input) of an LM118 op-amp. The other end of the second 12K 1% resistor is connected to pin 3 (non-inverting input) of the LM118. A 100K 1% resistor connects pin 6 (output) of the LM118 to the +15V supply. A 100K 1% resistor connects pin 3 to ground. The LM118 is configured as a voltage follower. The output of the LM118 (pin 6) is connected to the base of the first LM394 (top). The emitter of this LM394 is connected to ground. The collector of the first LM394 is connected to the base of the second LM394 (bottom). The emitter of the second LM394 is connected to ground. The collector of the second LM394 is connected to the +15V supply. A 15K resistor is connected between the +15V supply and the base of the second LM394. A 2K 1% resistor is connected between the collector of the second LM394 and ground. A 2K 1% resistor is connected between the emitter of the second LM394 and ground. The output current is taken from the collector of the second LM394. The circuit is powered by a +15V supply and a -15V supply. The LM118 is labeled LM118, the LM394s are labeled LM394, and the LM185-1.2 is labeled LM185-1.2.

$$*Gain \geq \frac{200K}{R_g} \text{ for } 1.5K \leq R_g \leq 200K$$


Revision History Section

Date Released	Revision	Section	Originator	Changes
07/12/05	A	New Release, Corporate format	L. Lytle	1 MDS data sheet, MNLM118–X Rev 0A0 was converted into the Corp. datasheet format. MDS datasheet will be archived.



Physical Dimensions inches (millimeters) unless otherwise noted



Metal Can Package (H)
NS Package Number H08C




CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS




J08A (Rev M)

Ceramic Dual-In-Line Package (J)
NS Package Number J08A




CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS



J14A (Rev J)

Ceramic Dual-In-Line Package (J)
NS Package Number J14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



WG10A (Rev C)

Ceramic SOIC (WG) NS Package Number WG10A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560

www.national.com