

LF411QML

Low Offset, Low Drift JFET Input Operational Amplifier

General Description

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and guaranteed input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411QML is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

Internally trimmed offset voltage:	0.5 mV(Typ)
Input offset voltage drift:	10 μV/°C
■ Low input bias current:	50 pA
Low input noise current:	0.01 pA/√Hz
■ Wide gain bandwidth:	3 MHz
■ High slew rate:	10V/μs
■ Low supply current:	1.8 mA
■ High input impedance:	$10^{12}\Omega$
■ Low total harmonic distortion: A 1	0 B. = 10KO

Low total harmonic distortion: $A_V = 10$, R_L <0.02% $V_O = 20V_{P-P}$, BW = 20Hz - 20KHz

50 Hz ■ Low 1/f noise corner: ■ Fast settling time to 0.01%:


2 µs

Ordering Information

NS Part Number JAN Part Number		NS Package Number	Package Description
LF411MH/883		H08C	8LD T0-99 Can
LF411MWG/883		WG10A	10LD Ceramic SOIC

Connection Diagrams


Metal Can Package



Note: Pin 4 connected to case.

Top View See NS Package Number H08A


10LD Ceramic SOIC Package




Top View See NS Package Number WG10A

BI-FET II™ is a trademark of National Semiconductor Corporation.

Simplified Schematic



Detailed Schematic



Absolute Maximum Ratings (Note 1)

Supply Voltage±18VDifferential Input Voltage±30VInput Voltage Range (Note 4)±15VOutput Short Circuit DurationContinuous

Power Dissipation (Note 2), (Note 3)

H Package 670mW WG Package 670mW

 T_{Jmax}

H Package 150°C WG Package 150°C

Thermal Resistance

 θ_{JA}

 H Package
 Still Air
 162°C/W

 H Package
 500LF/Min Air Flow
 65°C/W

 WG Package
 Still Air
 170°C/W

 WG Package
 500LF/Min Air Flow
 120°C/W

 θ_{JC}

H Package 20°C/W WG Package 26°C/W Operating Temperature Range $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 150^{\circ}\text{C}$

Lead Temperature (Soldering, 10 seconds)

Package Weight (Typical)

H Package TBD
WG Package 220mg
ESD Tolerance (Note 5) 750V

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C		
1	Static tests at	25		
2	Static tests at	125		
3	Static tests at	-55		
4	Dynamic tests at	25		
5	Dynamic tests at	125		
6	Dynamic tests at	-55		
7	Functional tests at	25		
8A	Functional tests at	125		
8B	Functional tests at	-55		
9	Switching tests at	25		
10	Switching tests at	125		
11	Switching tests at	-55		
12	Settling time at	25		
13	Settling time at	125		
14	Settling time at	-55		

3 www.national.com

260°C

Electrical Characteristics

DC Parameters

The following conditions apply to all the following parameters, unless otherwise specified.

DC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{IO}	Input Offset Voltage	$R_S = 10K\Omega$		-2.0	2.0	mV	1
				-3.7	3.7	mV	2
				-3.3	3.3	mV	3
I _{IO}	Input Offset Current			-0.1	0.1	nA	1
			(Note 8)	-25	25	nA	2
±I _{IB}	Input Bias Current			-0.2	0.2	nA	1
			(Note 8)	-50	50	nA	2
V _{CM}	Input Common Mode Voltage Range		(Note 6)	±9.0		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$R_S \le 10K\Omega$, $V_{CM} = \pm 9V$		70		dB	1, 2, 3
+PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 6V, -V_{CC} = -15V$		70		dB	1, 2, 3
-PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 15V, -V_{CC} = -6V$		70		dB	1, 2, 3
I _s	Supply Current				3.4	mA	1, 2, 3
-l _{os}	Output Short Circuit Current	$+V_{I} = -11V, -V_{I} = 11V,$		13	50	mA	1
		$R_S = 10K\Omega$		6.0	60	mA	2, 3
+l _{os}	Output Short Circuit Current	$+V_{I} = 11V, -V_{I} = -11V,$		-50	-13	mA	1
		$R_S = 10K\Omega$		-60	-6.0	mA	2, 3
+V _{IO Adj}	Input Offset Voltage Adjustment			8.0		mV	1
-V _{IO Adj}	Input Offset Voltage Adjustment				-8.0	mV	1
+A _{VS}	Large Signal Voltage Gain	$V_O = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_O = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
-A _{VS}	Large Signal Voltage Gain	$V_O = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_O = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
V _O +	Output Voltage Swing	$R_L = 10K\Omega$, $+V_I = 11V$,		12		V	4, 5, 6
V _O -	Output Voltage Swing	$\begin{aligned} -V_{I} &= \text{-}11V, \ R_{S} &= 10K\Omega \\ R_{L} &= 10K\Omega, \ +V_{I} &= \text{-}11V, \\ -V_{I} &= 11V, \ R_{S} &= 10K\Omega \end{aligned}$			-12	V	4, 5, 6

AC Parameters

The following conditions apply to all the following parameters, unless otherwise specified.

AC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_S = 0\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SR+	Slew Rate	$V_O = -5V$ to $5V$		8.0		V/µS	7
SR-	Slew Rate	$V_O = 5V$ to -5V		8.0		V/µS	7
GBW	Gain Bandwidth Product			2.7		MHz	7

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Note 4: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 5: Human body model, 100pF discharged through 1.5K Ω .

Note 6: Parameters guaranteed by CMRR test.

Note 7: Datalog in K = V/mV.


Note 8: $R_S = 10K\Omega @ +125^{\circ}C$.

Typical Connection



Typical Performance Characteristics






20149211

TEMPERATURE (°C)

20149212

100 125

Supply Current



20149213

Positive Common-Mode Input Voltage Limit

0 25 50 75

Input Bias Current

10k

1k

100


10

-50 - 25

INPUT BIAS CURRENT (pA)


 $V_{CM} = 0V$

 $V_S = \pm 15V$




201492

Negative Common-Mode Input Voltage Limit





20149215


Positive Current Limit




Typical Performance Characteristics (Continued)









Bode Plot



Output Voltage Swing




Gain Bandwidth




20149220

Slew Rate




Typical Performance Characteristics (Continued)





20149223

Common-Mode Rejection




Undistorted Output


Open Loop Frequency Response 160 140 120 OPEN LOOP VOLTAGE GAIN (dB) 100 80 60 40 20 0 10 100 1k 10k 100k 1M FREQUENCY (Hz)

20149225

Ratio



20149226




Voltage 70 60 EQUIVALENT INPUT NOISE VOLTAGE (nV/√Hz) 50 40 30 20 10 0 10 100 1k 10k 100k FREQUENCY (Hz)


Equivalent Input Noise

Typical Performance Characteristics (Continued)

Open Loop Voltage Gain




Output Impedance



20149230


Inverter Settling Time



20149231


Pulse Response $R_L=2 k\Omega$, $C_L10 pF$

Small Signal Inverting



20149239


Small Signal Non-Inverting



Pulse Response $R_L=2 \text{ k}\Omega, C_L10$


pF (Continued)

Large Signal Inverting




20149241

Large Signal Non-Inverting



20149242

Current Limit ($R_L=100\Omega$)



2014924

Application Hints

The LF411QML series of internally trimmed JFET input op amps (BI-FET II™) provide very low input offset voltage and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411QML is biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411QML will drive a 2 k Ω load resistance to ± 10 V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the ex-


Application Hints (Continued)

pected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the

added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications


High Speed Current Booster



PNP=2N2905 NPN=2N2219 unless noted TO-5 heat sinks for Q6-Q7

Typical Applications (Continued)


10-Bit Linear DAC with No ${ m V}_{\rm OS}$ Adjust



$$\begin{split} &V_{OUT} = -V_{REF} \left(\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + *** \frac{A10}{1024} \right) \\ &-10V \leq V_{REF} \leq 10V \\ &0 \leq V_{OUT} \leq -\frac{1023}{1024} V_{REF} \end{split}$$


where ${\rm A}_N{=}1$ if the ${\rm A}_N$ digital input is high ${\rm A}_N{=}0 \text{ if the } {\rm A}_N \text{ digital input is low}$

Single Supply Analog Switch with Buffered Output




Revision History Date Revision Section Originator Changes 10/11/05 A New Release to corporate format L. Lytle 1 MDS data sheet was converted into the corporate data sheet format. MDS MNLF411M-X Rev 2A2 will be archived.

Physical Dimensions inches (millimeters) unless otherwise noted



Metal Can Package (H) NS Package Number H08A



10 Lead Ceramic SOIC (WG)) NS Package Number WG10A

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.cor

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560