National Semiconductor

LF147QML
Wide Bandwidth Quad JFET Input Operational Amplifier

General Description

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features

- Internally trimmed offset voltage: 5 mV max
- Low input bias current: 50 pA Typ.
- Low input noise current: 0.01 pA/$\sqrt{Hz}$ Typ.
- Wide gain bandwidth: 4 MHz Typ.
- High slew rate: 13 V/µs Typ.
- Low supply current: 7.2 mA Typ.
- High input impedance: $10^{12}\Omega$ Typ.
- Low total harmonic distortion:
  $A_V = 10$, $R_L = 10K\Omega$, $V_O = 20V_{P-P}$
  BW = 20Hz − 20KHz   ≤0.02% Typ.
- Low 1/f noise corner: 50 Hz Typ.
- Fast settling time to 0.01%: 2 µs Typ.

Ordering Information

NS Part Number	SMD Part Number	NS Package Number	Package Description
LF147J/883		J14A	14LD CERDIP
LF147J-SMD	8102306CA	J14A	14LD CERDIP

Connection Diagram

Dual-In-Line Package

20122601

Top View
See NS Package Number J14A

Simplified Schematic

¼ Quad

V_CC

V_0

−

+

INTERNALLY TRIMMED

INTERNALLY TRIMMED

−V_EE

20122613

Detailed Schematic

V_CC

Q13

J3

Q12

Q14

Q8

Q16   Q15

Q11

R5
22

−

J1   J2   +

Z1

V_0

Q7

C_C
10 pF

Q6

R3
1.8k

R6
30

V+

R4
20k

Q4

R7
6k

Q10

V+

Q17

Q1

Q5

Q9

Q2   Q3

Q18

Q19

D2

R9
30

R8
160

D3

R1
2k

R2
2k

−V_EE

20122609

Absolute Maximum Ratings (Note 1)

Supply Voltage	±22V
Differential Input Voltage	±38V
Input Voltage Range (Note 2)	±19V
Output Short Circuit Duration (Note 3)	Continuous
Power Dissipation (Notes 4, 5)	900 mW
T_J max	150˚C
θ_{JA} CERDIP	70˚C/W
Operating Temperature Range	$-55\text{˚C} \leq T_A \leq 125\text{˚C}$
Storage Temperature Range	$-65\text{˚C} \leq T_A \leq 150\text{˚C}$
Lead Temperature (Soldering, 10 sec.)	260˚C
ESD (Note 6)	900V

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (˚C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55

LF147   883 Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$R_S = 10K\Omega$			5	mV	1
					8	mV	2, 3
I_{IO}	Input Offset Current	$R_L = 10K\Omega$			0.1	nA	1
					25	nA	2, 3
$\pm I_{IB}$	Input Bias Current	$R_L = 10K\Omega$		-0.2	0.2	nA	1
				-50	50	nA	2, 3
V_{CM}	Input Common Mode Voltage Range		(Note 7)	-16	16	V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$R_S \leq 10K\Omega$, $V_{CM} = \pm16V$		80		dB	1, 2, 3
PSRR	Power Supply Rejection Ratio	$V_S = \pm20V$ to $V_S = \pm5V$		80		dB	1, 2, 3
I_S	Supply Current				11	mA	1, 2, 3
I_{OS}	Output Short Circuit	$V_S = \pm15V$, $V_I = +1V$, Output short to GND		-57	-13	mA	1, 3
				-40	-6	mA	2
		$V_S = \pm15V$, $V_I = -1V$, Output short to GND		13	57	mA	1, 3
				6	40	mA	2

LF147　883 Electrical Characteristics　(Continued)

DC Parameters　(Continued)

The following conditions apply, unless otherwise specified:　$V_S = \pm20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
A_{VS}	Large Signal Voltage Gain	$V_S = \pm15V$, $V_O = 0$ to $+10V$,	(Note 8)	50		V/mV	4
		$R_L = 2K\Omega$, $R_S = 10K\Omega$	(Note 8)	25		V/mV	5, 6
		$V_S = \pm15V$, $V_O = 0$ to $-10V$	(Note 8)	50		V/mV	4
		$R_L = 2 K\Omega$, $R_S = 10K\Omega$	(Note 8)	25		V/mV	5, 6
V_O	Output Voltage Swing	$V_S = \pm15V$, $R_L = 10K\Omega$, $V_I = +1V$		12		V	4, 5, 6
		$V_S = \pm15V$, $R_L = 10K\Omega$, $V_I = -1V$			-12	V	4, 5, 6
		$V_S = \pm15V$, $R_L = 2K\Omega$, $V_I = +1V$		10		V	4, 5, 6
		$V_S = \pm15V$, $R_L = 2K\Omega$, $V_I = -1V$			-10	V	4, 5, 6

AC Parameters

The following conditions apply, unless otherwise specified:　$V_S = \pm20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
SR	Slew Rate	$V_I = -5V$ to $+5V$, $A_V=1$		8		V/μs	7
		$R_L = 2K\Omega$, $CL = 100pF$		5		V/μs	8A, 8B
		$V_I = +5V$ to $-5V$, $A_V = 1$		8		V/μS	7
		$R_L = 2K\Omega$, $CL = 100pF$		5		V/μS	8A, 8B

LF147   SMD Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = Open$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	Vcc = ±15V		-9	9	mV	1
				-15	15	mV	2, 3
		Vcc = ±9V		-9	9	mV	1
I_{IO}	Input Offset Current			-0.1	0.1	nA	1
				-20	20	nA	2
$\pm I_{IB}$	Input Bias Current			-0.2	0.2	nA	1
				-50	50	nA	2
A_{VS}	Large Signal Voltage Gain	$V_S = \pm15V$, $V_O = 0$ to +10V, $R_L = 2K\Omega$		35		V/mV	4
				15		V/mV	5, 6
		$V_S = \pm15V$, $V_O = 0$ to -10V, $R_L = 2K\Omega$		35		V/mV	4
				15		V/mV	5, 6
$+V_O$	Output Voltage Swing	$V_S = \pm15V$, $R_L = 10K\Omega$		12		V	4, 5, 6
		$V_S = \pm15V$, $R_L = 2K\Omega$		10		V	4, 5, 6
$-V_O$	Output Voltage Swing	$V_S = \pm15V$, $R_L = 10K\Omega$			-12	V	4, 5, 6
		$V_S = \pm15V$, $R_L = 2K\Omega$			-10	V	4, 5, 6
V_{CM}	Input Common Mode Voltage Range		(Note 7)	±11		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm11V$		80		dB	1
+PSRR	Power Supply Rejection Ratio	$+V_S = 15$ to 9V, $-V_S = -15V$		80		dB	1
-PSRR	Power Supply Rejection Ratio	$+V_S = 15V$, $-V_S = -15$ to -9V		80		dB	1
$+I_S$	Supply Current				14	mA	1
$-I_S$	Supply Current			-14		mA	1
$+I_{OS}$	Output Short Circuit Current	$V_S = \pm15V$		-57	-13	mA	1, 3
				-40	-6	mA	2
$-I_{OS}$	Output Short Circuit Current	$V_S = \pm15V$		13	57	mA	1, 3
				6	40	mA	2

AC Parameters

The following conditions apply, unless otherwise specified: $V_S = \pm15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $R_L = Open$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
SR	Slew Rate	$V_I = -5V$ to +5V, $A_V=1$		8		V/µs	7
		$R_L = 2K\Omega$, $C_L = 100pF$		5		V/µs	8A, 8B
		$V_I = +5V$ to -5V, $A_V=1$		8		V/µS	7
		$R_L = 2K\Omega$, $C_L = 100pF$		5		V/µS	8A, 8B

www.national.com

Notes:

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (Package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 5: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Note 6: Human body model, 1.5 kΩ in series with 100 pF.

Note 7: Guaranteed by CMRR test

Note 8: V/mV in units column is equivalent to K in datalog

Typical Performance Characteristics

Input Bias Current

20122614

Input Bias Current

20122615

Supply Current

20122616

Positive Common-Mode Input Voltage Limit

20122617

6

Typical Performance Characteristics (Continued)

Negative Common-Mode Input Voltage Limit

20122618

Positive Current Limit


20122619

Negative Current Limit


20122620

Output Voltage Swing

20122621

Output Voltage Swing


20122622

Gain Bandwidth

20122623

Typical Performance Characteristics (Continued)

Bode Plot


20122624

Slew Rate

20122625

**Distortion vs Frequency**

20122626

Undistorted Output Voltage Swing

20122627

Open Loop Frequency Response

20122628

Common-Mode Rejection Ratio

20122629

8

Typical Performance Characteristics (Continued)

Power Supply Rejection Ratio

$V_S = \pm 15V$
$T_A = 25°C$

+ SUPPLY
− SUPPLY

POWER SUPPLY REJECTION RATIO (dB) vs FREQUENCY (Hz)

20122630

Equivalent Input Noise Voltage

EQUIVALENT INPUT NOISE VOLTAGE ($nV/\sqrt{Hz}$) vs FREQUENCY (Hz)

20122631

Open Loop Voltage Gain

$R_L = 2k$
$-55°C \leq T_A \leq 125°C$

OPEN LOOP VOLTAGE GAIN (V/V) vs SUPPLY VOLTAGE ($\pm V$)

20122632

Output Impedance

$V_S = \pm 15V$
$T_A = 25°C$

$A_V = 100$
$A_V = 10$
$A_V = 1$

OUTPUT IMPEDANCE (Ω) vs FREQUENCY (Hz)

20122633

Inverter Settling Time

10 mV   1 mV

10 mV   1 mV

OUTPUT VOLTAGE SWING FROM 0V (V) vs SETTLING TIME (μs)

20122634

Pulse Response R_L=2 kΩ, C_L=10 pF

Small Signal Inverting

OUTPUT VOLTAGE SWING (50 mV/DIV)

TIME (0.2 μs/DIV)

20122604

Large Signal Inverting

OUTPUT VOLTAGE SWING (5V/DIV)

TIME (2 μs/DIV)

20122606

Small Signal Non-Inverting

OUTPUT VOLTAGE SWING (50 mV/DIV)

TIME (0.2 μs/DIV)

20122605

Large Signal Non-Inverting

OUTPUT VOLTAGE SWING (5V/DIV)

TIME (2 μs/DIV)

20122607

Current Limit (R_L=100Ω)

OUTPUT VOLTAGE SWING (1V/DIV)

TIME (5 μs/DIV)

20122608

Application Hints

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 kΩ load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications

**Digitally Selectable Precision Attenuator**

20122610

All resistors 1% tolerance

- Accuracy of better than 0.4% with standard 1% value resistors
  No offset adjustment necessary
- Expandable to any number of stages
- Very high input impedance

A1	A2	A3	V_O Attenuation
0	0	0	0
0	0	1	−1 dB
0	1	0	−2 dB
0	1	1	−3 dB
1	0	0	−4 dB
1	0	1	−5 dB
1	1	0	−6 dB
1	1	1	−7 dB

Typical Applications   (Continued)

Long Time Integrator with Reset, Hold and Starting Threshold Adjustment

20122611

- V_{OUT} starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage:

$$V_{OUT} = \frac{1}{RC} \int_0^t (V_{IN} - V_{TH}) dt$$

- Output starts when $V_{IN} \geq V_{TH}$
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero

Typical Applications (Continued)

Universal State Variable Filter

20122612

For circuit shown:

f_O=3 kHz, f_{NOTCH}=9.5 kHz

Q=3.4

Passband gain:

   Highpass — 0.1

   Bandpass — 1

   Lowpass — 1

   Notch — 10

• f_OxQ≤200 kHz

• 10V peak sinusoidal output swing without slew limiting to 200 kHz

• See LM148 data sheet for design equations

Date Released	Revision	Section	Originator	Changes
04/18/05	A	New Release into corporate format	L. Lytle	2 MDS datasheets converted into one Corp. datasheet format. MNLF147−X Rev. 0A2 and MDLF147−X Rev. 0A1, data sheets will be Archived

15

Physical Dimensions inches (millimeters) unless otherwise noted

.785 MAX
[19.94]

14   8

R.025
[0.64]

.310 MAX
[7.87]

R.020 MAX TYP
[0.51]

1   7

CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS

14X .055±.005
[1.4±0.12]

.200 MAX TYP
[5.08]

.180 MAX
[4.57]

14X .125-.200
[3.18-5.08]

90° ±4°
TYP

.020-.060
[0.51-1.52]
TYP

14X .018±.003
[0.46±0.07]

.098 MAX TYP
[2.49]

12X .100±.010
[2.54±0.25]

.290-.320
[7.37-8.13]

95° ±5°
TYP

14X .010±.002
[0.25±0.05]

.310-.410
[7.87-10.41]

J14A (Rev J)

Ceramic Dual-In-Line Package (J)
NS Package Number J14A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.