

DS92LV090AEP 9 Channel Bus LVDS Transceiver

General Description

The DS92LV090AEP is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of $\pm 1V$.

The receiver threshold is less than ± 100 mV over a $\pm 1V$ common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels. (See Applications Information Section for more details.)

ENHANCED PLASTIC

- Extended Temperature Performance of -40°C to +85°C
- · Baseline Control Single Fab & Assembly Site
- Process Change Notification (PCN)
- · Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard
- Enhanced Diminishing Manufacturing Sources (DMS) Support

Features

- Bus LVDS Signaling
- 3.2 nanosecond propagation delay max
- Chip to Chip skew ±800ps
- Low power CMOS design
- High Signaling Rate Capability (above 100 Mbps)
- 0.1V to 2.3V Common Mode Range for V_{ID} = 200mV
- ±100 mV Receiver Sensitivity
- Supports open and terminated failsafe on port pins
- 3.3V operation
- Glitch free power up/down (Driver & Receiver disabled)
- Light Bus Loading (5 pF typical) per Bus LVDS load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product offered in 64 pin TQFP package
- High impedance Bus pins on power off $(V_{CC} = 0V)$
- Driver Channel to Channel skew (same device) 230ps typical
- Receiver Channel to Channel skew (same device) 370ps typical

Application

- Selected Military Applications
- Selected Avionics Applications

Ordering Infromation


PART NUMBER	VID PART NUMBER	NS PACKAGE NUMBER (Note 3)
DS92LV090ATVEP	V62/04741-01	VEH64A
(Notes 1, 2)	TBD	TBD

Note 1: For the following (Enhanced Plastic) version, check for availability: DS92LV090TVHXEP. Parts listed with an "X" are provided in Tape & Reel and parts without an "X" are in Rails.


Note 2: FOR ADDITIONAL ORDERING AND PRODUCT INFORMATION, PLEASE VISIT THE ENHANCED PLASTIC WEB SITE AT: www.national.com/mil

Note 3: Refer to package details under Physical Dimensions

Simplified Functional Diagram



Connection Diagram



Top View See NS Package Number VEH064DB

Pin Descriptions

Pin Name	Pin #	Input/Output	Descriptions
DO+/RI+	27, 31, 35, 37, 41, 45, 47, 51, 55	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
DO-/RI-	26, 30, 34, 36, 40, 44, 46, 50, 54	I/O	Complimentary Bus LVDS Driver Outputs and Receiver Inputs.
D _{IN}	2, 6, 12, 18, 20, 22, 58, 60, 62	I	TTL Driver Input.
RO	3, 7, 13, 19, 21, 23, 59, 61, 63	0	TTL Receiver Output.
RE	17	I	Receiver Enable TTL Input (Active Low).
DE	16	I	Driver Enable TTL Input (Active High).
GND	4, 5, 9, 14, 25, 56	Power	Ground for digital circuitry (must connect to GND on PC board). These pins connected internally.
V _{CC}	10, 15, 24, 57, 64	Power	V_{CC} for digital circuitry (must connect to V_{CC} on PC board). These pins connected internally.
AGND	28, 33, 43, 49, 53	Power	Ground for analog circuitry (must connect to GND on PC board). These pins connected internally.
AV _{CC}	29, 32, 42, 48, 52	Power	Analog V_{CC} (must connect to V_{CC} on PC board). These pins connected internally.
NC	1, 8, 11, 38, 39	N/A	Leave open circuit, do not connect.

Absolute Maximum Ratings (Notes 4,

5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) 4.0V

Enable Input Voltage

Receiver Output Voltage

 (R_{OUT}) = -0.3V to $(V_{CC}$ +0.3V) Bus Pin Voltage (DO/RI±) = -0.3V to +3.9V

Bus Pin Voltage (DO/RI \pm) = -0.3V to +3.9V ESD (HBM 1.5 k Ω , 100 pF) >4.5 kV

Receiver Short Circuit

Driver Short Circuit Duration

Duration momentary

Maximum Package Power Dissipation at 25°C

TQFP 1.74 W

 $\begin{array}{ccc} \text{Derate TQFP Package} & 13.9 \text{ mW}^{\circ}\text{C} \\ \theta_{ja} & 71.7^{\circ}\text{C/W} \\ \theta_{jc} & 10.9^{\circ}\text{C/W} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Lead Temperature} \\ \text{(Soldering, 4 sec.)} & 260^{\circ}\text{C} \\ \end{array}$

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	3.0	3.6	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature	-40	+85	°C
Maximum Input Edge Rate			
(Note 9)(20% to 80%)			$\Delta t/\Delta V$
Data		1.0	ns/V
Control		3.0	ns/V

DC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 5, 6) (Note 17)

momentary

Symbol	Parameter	Condit	ions	Pin	Min	Тур	Max	Units
V _{OD}	Output Differential Voltage	$R_L = 27\Omega$, Figure 1		DO+/RI+, DO-/RI-	240	300	460	mV
ΔV_{OD}	V _{OD} Magnitude Change						27	mV
Vos	Offset Voltage				1.1	1.3	1.5	V
ΔV_{OS}	Offset Magnitude Change					5	10	mV
V _{OH}	Driver Output High Voltage	$R_L = 27\Omega$				1.4	1.65	V
V _{OL}	Driver Output Low Voltage	$R_L = 27\Omega$			0.95	1.1		V
I _{OSD}	Output Short Circuit Current (Note 13)	V _{OD} = 0V, DE = V _O shorted together	_C , Driver outputs			1361	1651	mA
V _{OH}	Voltage Output High	$V_{ID} = +300 \text{ mV}$	$I_{OH} = -400 \ \mu A$	R _{OUT}	V _{CC} -0.2			V
	(Note 14)	Inputs Open			V _{CC} -0.2			V
		Inputs Terminated, $R_L = 27\Omega$			V _{CC} -0.2			V
V _{OL}	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, V_{ID} =$	–300 mV	1		0.05	0.075	V
I _{OD}	Receiver Output Dynamic	$V_{ID} = 300 \text{mV}, V_{OUT}$	= V _{CC} -1.0V]	-110	1751		mA
	Current (Note 13)	$V_{ID} = -300$ mV, V_{OL}	_{IT} = 1.0V]		1751	110	mA
V _{TH}	Input Threshold High	DE = 0V, V _{CM} = 1.5	5V	DO+/RI+,			+100	mV
V _{TL}	Input Threshold Low			DO-/RI-	-100			mV
V _{CMR}	Receiver Common Mode Range				IV _{ID} I/2		2.4 – V _{ID} /2	V
I _{IN}	Input Current	DE = 0V, \overline{RE} = 2.4V V _{IN} = +2.4V or 0V	/ ,	1	-20	±1	+20	μА
		$V_{CC} = 0V, V_{IN} = +2$.4V or 0V	1	-20	±1	+20	μA

DC Electrical Characteristics (Continued)

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 5, 6) (Note 17)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V _{IH}	Minimum Input High Voltage		D _{IN} , DE,	2.0		V _{cc}	V
V _{IL}	Maximum Input Low Voltage			GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC}$ or 2.4V		-20	±10	+20	μA
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V		-20	±10	+20	μΑ
V _{CL}	Input Diode Clamp Voltage	I _{CLAMP} = -18 mA		-1.5	-0.8		V
I _{CCD}	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, DE = \overline{RE} = V_{CC} , DIN = V_{CC} or GND	V _{CC}		55	80	mA
I _{CCR}	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V$, $V_{ID} = \pm 300$ mV			73	80	mA
I _{ccz}	Power Supply Current, Drivers and Receivers TRI-STATE®	$DE = 0V; \overline{RE} = V_{CC},$ $DIN = V_{CC} \text{ or GND}$			35	80	mA
I _{cc}	Power Supply Current, Drivers and Receivers Enabled	$DE = V_{CC}; \overline{RE} = 0V,$ $DIN = V_{CC} \text{ or GND},$ $R_L = 27\Omega$			170	210	mA
I _{OFF}	Power Off Leakage Current	$V_{CC} = 0V$ or OPEN, D_{IN} , DE, $\overline{RE} = 0V$ or OPEN, $V_{APPLIED} = 3.6V$ (Port Pins)	DO+/RI+, DO-/RI-	-20		+20	μА
C _{OUTPUT}	Capacitance @ Bus Pins		DO+/RI+, DO-/RI-		5		pF
C _{OUTPUT}	Capacitance @ R _{OUT}		R _{OUT}		7		pF

AC Electrical Characteristics

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 9) (Note 17)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER TIMING REQUIREMENTS				•	
t _{PHLD}	Differential Prop. Delay High to Low (Note 11)	$R_L = 27\Omega$,	0.6	1.4	2.2	ns
t _{PLHD}	Differential Prop. Delay Low to High (Note 11)	Figures 2, 3,	0.6	1.4	2.2	ns
t _{SKD1}	Differential Skew It _{PHLD} -t _{PLHD} I (Note 12)	C _L = 10 pF		80		ps
t _{SKD2}	Chip to Chip Skew (Note 15)				1.6	ns
t _{SKD3}	Channel to Channel Skew (Note 16)			0.25	0.45	ns
t _{TLH}	Transition Time Low to High			0.6	1.2	ns
t _{THL}	Transition Time High to Low			0.5	1.2	ns
t _{PHZ}	Disable Time High to Z	$R_L = 27\Omega$,		3	8	ns
t _{PLZ}	Disable Time Low to Z	Figures 4, 5,		3	8	ns
t _{PZH}	Enable Time Z to High	C _L = 10 pF		3	8	ns
t _{PZL}	Enable Time Z to Low			3	8	ns
DIFFEREN	TIAL RECEIVER TIMING REQUIREMENTS		-			
t _{PHLD}	Differential Prop. Delay High to Low (Note 11)	Figures 6, 7,	1.6	2.4	3.2	ns
t _{PLHD}	Differential Prop Delay Low to High (Note 11)	C _L = 35 pF	1.6	2.4	3.2	ns
t _{SDK1}	Differential Skew It _{PHLD} -t _{PLHD} I (Note 12)			80		ps
t _{SDK2}	Chip to Chip Skew (Note 15)				1.6	ns
t _{SDK3}	Channel to Channel Skew (Note 16)			0.35	0.60	ns
t _{TLH}	Transition Time Low to High			1.5	2.5	ns
t _{THL}	Transition Time High to Low			1.5	2.5	ns
t _{PHZ}	Disable Time High to Z	$R_L = 500\Omega$,		4.5	10	ns
t _{PLZ}	Disable Time Low to Z	Figures 8, 9,		3.5	8	ns
t _{PZH}	Enable Time Z to High	C _L = 35 pF		3.5	8	ns
t _{PZL}	Enable Time Z to Low			3.5	8	ns

- **Note 4:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- Note 5: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except V_{OD}, Δ V_{OD} and V_{ID}.
- Note 6: All typicals are given for V_{CC} = +3.3V and T_A = +25°C, unless otherwise stated.
- Note 7: ESD Rating: HBM (1.5 k Ω , 100 pF) > 4.5 kV EIAJ (0 Ω , 200 pF) > 300V.
- Note 8: C_L includes probe and fixture capacitance.
- Note 9: Generator waveforms for all tests unless otherwise specified: f = 25 MHz, $Z_O = 50\Omega$, t_r , $t_f = <1.0 \text{ ns}$ (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.
- Note 10: The DS92LV090AEP functions within datasheet specification when a resistive load is applied to the driver outputs.
- Note 11: Propagation delays are guaranteed by design and characterization.
- Note 12: t_{SKD1} |t_{PHLD}-t_{PLHD}| is the worse case skew between any channel and any device over recommended operation conditions.
- Note 13: Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.
- Note 14: V_{OH} failsafe terminated test performed with 27Ω connected between RI+ and RI- inputs. No external voltage is applied.
- Note 15: Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
- Note 16: Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device, either edge.
- **Note 17:** "Testing and other quality control techniques are used to the extent deemed necessary to ensure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific PARAMETRIC testing, product performance is assured by characterization and/or design."

Applications Information

General application guidelines and hints may be found in the following application notes: AN-808, AN-903, AN-971, AN-977, and AN-1108.

There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Two or three high frequency, multi-layer ceramic (MLC) surface mount (0.1 µF, 0.01 µF, 0.001 µF) in parallel should be used between each V_{CC} and ground. The capacitors should be as close as possible to the V_{CC} pin.

Multiple vias should be used to connect $V_{\rm CC}$ and Ground planes to the pads of the by-pass capacitors.

In addition, randomly distributed by-pass capacitors should be used.

- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating).
 Limit traces on unused inputs to <0.5 inches.
- Isolate TTL signals from Bus LVDS signals

MEDIA (CONNECTOR or BACKPLANE) SELECTION:

 Use controlled impedance media. The backplane and connectors should have a matched differential impedance.

TABLE 1. Functional Table

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
LOOP BACK MODE	Н	L

TABLE 2. Transmitter Mode

INPUTS		OUTPUTS	
DE	DE D _{IN}		DO-
Н	L	L	Н
Н	Н	Н	L
Н	0.8V< D _{IN} <2.0V	Х	Х
L	X	Z	Z

TABLE 3. Receiver Mode

INPUTS		ОИТРИТ
RE	(RI+) - (RI-)	OUIPUI
L	L (< -100 mV)	L
L	H (> +100 mV)	Н
L	$-100 \text{ mV} \le V_{ID} \le +100 \text{ mV}$	Х
Н	X	Z

X = High or Low logic state

L = Low state

Z = High impedance state

H = High state

Test Circuits and Timing Waveforms




FIGURE 1. Differential Driver DC Test Circuit

Test Circuits and Timing Waveforms (Continued)




FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit




FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms




FIGURE 4. Driver TRI-STATE Delay Test Circuit

Test Circuits and Timing Waveforms (Continued)




FIGURE 5. Driver TRI-STATE Delay Waveforms




FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms




FIGURE 8. Receiver TRI-STATE Delay Test Circuit

Test Circuits and Timing Waveforms (Continued)






FIGURE 9. Receiver TRI-STATE Delay Waveforms

Typical Bus Application Configurations




Bi-Directional Half-Duplex Point-to-Point Applications



Multi-Point Bus Applications

Physical Dimensions inches (millimeters)

unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

VEH64A (Rev C)

64-Lead Molded TQFP Package NS Package Number VEH064DBAII

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor

Europe Customer Support Center

Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.con

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560