

DS16F95QML EIA-485/EIA-422A Differential Bus Transceiver

General Description

The DS16F95 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets EIA standard RS-485 as well as RS-422A.

The DS16F95 offers improved performance due to the use of state-of-the-art L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS16F95QML features lower power, extended temperature range and improved specifications.

The DS16F95 combines a TRI-STATE® differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when $V_{\rm CC}=0$ V. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The driver is designed to accommodate loads of up to 60 mA of sink or source current and features positive and negative current limiting in addition to thermal shutdown for protection from line fault conditions.

The DS16F95 can be used in transmission line applications employing the DS96F172 and the DS96F174 quad differential line drivers and the DS96F173 and DS96F175 quad differential line receivers.

Features

- Radiation features DS16F95 guaranteed to 300k rd(Si)
- Meets EIA-485 and EIA-422A
- Meets SCSI-1 (5 MHZ) specifications
- Designed for multipoint transmission
- Wide positive and negative input/output bus voltage ranges
- Thermal shutdown protection
- Driver positive and negative current-limiting
- High impedance receiver input
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Reduced power consumption
- Pin compatible with DS3695 and SN75176A


Ordering Information

NS PART NUMBER	SMD PART NUMBER	NS PACKAGE NUMBER	PACKAGE DISCRIPTION
DS16F95E/883	5962-89615012A	E20A	20LD LCC
DS16F95J/883	5962-8961501PA	J08A	8LD CERDIP
DS16F95J-QMLV	5962-8961501VPA	J08A	8LD CERDIP
DS16F95JFQML	5962F8961501QPA 300k rd(Si)	J08A	8LD CERDIP
DS16F95JFQMLV	5962F8961501VPA 300k rd(Si)	J08A	8LDS CERDIP
DS16F95W-SMD	5962-8961501HA	W10A	10LD CERPACK
DS16F95W/883		W10A	10LD CERPACK
DS16F95W-QMLV	5962-8961501VHA	W10A	10LD CERPACK
DS16F95WFQML	5962F8961501QHA 300k rd(Si)	W10A	10LD CERPACK
DS16F95WFQMLV	5962F8961501VHA 300k rd(Si)	W10A	10LD CERPACK
DS16F95WG/883	5962-8961501QXA	WG10A	10LD Ceramic SOIC
DS16F95WG-QMLV	5962-8961501VXA	WG10A	10LD Ceramic SOIC
DS16F95WGFQML	5962F8961501QXA 300k rd(Si)	WG10A	10LD Ceramic SOIC
DS16F95WGFQMLV	5962F8961501VXA 300k rd(Si)	WG10A	10LD Ceramic SOIC

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


Connection Diagrams

20-Lead Ceramic Leadless Chip Carrier




See NS Package Number E20A

8-Lead Dual-In-Line Package




See NS Package Number J08A

10-Lead Flatpak/SOIC Package



See NS Package Number W10A, WG10A

Logic Diagram



Function Tables

Driver

Driver Input	Enable	Out	puts
DI	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

Receiver

Differential Inputs	Enable	Output
A-B	RE	RO
$V_{ID} \ge 0.2V$	L	Н
$V_{ID} \leq -0.2V$	L	L
X	Н	Z

H = High Level L = Low Level

X = Immaterial Z = High Impedance (Off)

Absolute Maximum Ratings (Note 1)

Storage Temperature Range $-65^{\circ}\text{C} \le \text{T}_{\text{A}} \le +175^{\circ}\text{C}$

Lead Temperature

(Soldering, 60 sec.) 300°C

Maximum Power Dissipation at 25°C (Note 2)

LCC 'E' Package 1800 mW

Cerdip 'J' Package 1274 mW

Cerpack 'W' Package 725 mW

Ceramic SOIC 'WG' Package 725 mW

Supply Voltage 7.0V

Input Voltage (Bus Terminal) +15V/-10V

Enable Input Voltage 5.5V

Junction Temperature (TJ) +175°C

Thermal Resistance

 θ_{JA}

 LCC 'E' Package
 83°C/W @ 0.5W

 Cerdip 'J' Package
 118°C/W @ 1.0W

 Cerpack 'W' Package
 207°C/W @ 0.5W

 Ceramic SOIC 'WG' Package
 207°C/W @ 0.5W

 θ_{JC}

LCC 'E' Package 17°C/W
Cerdip 'J' Package 14°C/W
Cerpack 'W' Package 18°C/W
Ceramic SOIC 'WG' Package 18°C/W
ESD Tolerance (Note 3) 500V

Recommended Operating Conditions

Supply Voltage (V_{CC}) 4.50 to 5.50V

Voltage at Any Bus Terminal

(Separately or Common Mode)

 $(V_I \text{ or } V_{CM})$ -7.0V to +12V Differential Input Voltage (V_{ID}) $-7.0V \text{ to } \pm 12V$

Output Current HIGH (IOH)

Driver -60 mA Receiver $-400 \mu\text{A}$

Output Current LOW (IOL)

Driver 60mA Receiver 16mA

Operating Temperature (T_A) -55°C to +125°C

Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp (C)		
1	Static tests at	+25		
2	Static tests at	+125		
3	Static tests at	-55		
4	Dynamic tests at	+25		
5	Dynamic tests at	+125		
6	Dynamic tests at	-55		
7	Functional tests at	+25		
8A	Functional tests at	+125		
8B	Functional tests at	-55		
9	Switching tests at	+25		
10	Switching tests at	+125		
11	Switching tests at	-55		

DC - Driver Electrical Characteristics (Note 10)

The following conditions apply to all parameters, unless otherwise specified. $V_{\rm CC}$ = 5.5V

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-group
VOD1	Differential Vaut	$V_{CC} = 5.5V, I_O = 0A, V_{IN} = .8V$			6	V	1, 2, 3
VOD1	Differential Vout	$V_{CC} = 5.5V, I_{O} = 0A, V_{IN} = 2V$			6	V	1, 2, 3
VOD2	Differential Vout	$V_{CC} = 4.5V, R_{L} = 100\Omega$		2		V	1, 2, 3
	Figure 1	$V_{CC} = 4.5V, R_L = 54\Omega$		1.5		V	1, 2, 3
Delta V _{OD}	Change In Differential Vout	$V_{CC} = 4.5V, R_{L} = 100\Omega$	(Note 4)	-200	200	mV	1, 2, 3
		$V_{CC} = 4.5V, R_L = 54\Omega$	(Note 4)	-200	200	mV	1, 2, 3
Delta V _{OC}	Change In Common Mode Vout	$V_{CC} = 4.5V, R_{L} = 100\Omega$	(Note 4)	-200	200	mV	1, 2, 3
		V_{CC} = 4.5V, R_L = 54 Ω	(Note 4)	-200	200	mV	1, 2, 3
V _{oc}	Common Mode Vout	$R_L = 100\Omega$			3	V	1, 2, 3
		$R_L = 54\Omega$			3	V	1, 2, 3
I _{IH}	Logical "1" Input Current	V _I = 2.4V			20	uA	1, 2, 3
lo	Output Current	Output Disable, V _O = 12V			1	mA	1, 2, 3
		Output Disable, V _O = -7V	(Note 5)	-0.8		mA	1, 2, 3
		V _{CC} = 0, Output Disable,			1	mA	1, 2, 3
		V _O = 12V					
		V _{CC} = 0, Output Disable,	(Note 5)	-0.8		mA	1, 2, 3
		$V_O = -7V$					
los	Output Short Circuit	$V_{IN} = 3V, V_{OUT} = V_{CC}$			150	mA	1, 2, 3
		$V_{IN} = 3V, V_{OUT} = -7V$	(Note 5)	-250		mA	1, 2, 3
		$V_{IN} = 3V, V_{OUT} = 0V$	(Note 5)	-150		mA	1, 2, 3
		$V_{IN} = 3V, V_{OUT} = 12V$			250	mA	1, 2, 3
		$V_{IN} = 0V, V_{OUT} = 12V$			250	mA	1, 2, 3
		$V_{IN} = 0V, V_{OUT} = V_{CC}$			150	mA	1, 2, 3
		$V_{IN} = 0V, V_{OUT} = -7V$	(Note 5)	-250		mA	1, 2, 3
		$V_{IN} = 0V, V_{OUT} = 0V$	(Note 5)	-150		mA	1, 2, 3
V _{OH}	Logical "1" Output Voltage	$V_{CC} = 4.5V, I_{O} = -20mA$		3		V	1, 2, 3
V _{OL}	Logical "0" Output Voltage	$V_{CC} = 4.5V, I_{O} = 20mA$			2	V	1, 2, 3
VOD3	Differential Vout	V _{CM} = -7V to 12V		1		V	1, 2, 3

DC - Receiver Electrical Characteristics (Note 10)

The following conditions apply to all parameters, unless otherwise specified. $V_{\rm CC}$ = 5.5V

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-group
V _{OH}	Logical "1" Output Voltage Figure 2	$V_{CC} = 4.5V, V_{LD} = 200mV,$ $I_{OH} = -400uA$		2.5		V	1, 2, 3
V _{OL}	Logical "0" Output Voltage Figure 2	$V_{CC} = 4.5V, V_{LD} = -200 \text{mV},$ $I_{OL} = 8 \text{mA}$.45	V	1, 2, 3
		$V_{CC} = 4.5V, V_{LD} = -200mV,$ $I_{OL} = 16mA$.5	V	1, 2, 3
I	Line Input Current	Untested Input = 0V, V _I = 12V			1	mA	1, 2, 3
		Untested Input = 0V, V _I = -7V	(Note 5)	8		mA	1, 2, 3
		$V_{CC} = 0V$, Untested Input = 0V, $V_{I} = 12V$	(Note 5)		1	mA	1, 2, 3
		$V_{CC} = 0V$, Untested Input = 0V, $V_{I} = -7V$		8		mA	1, 2, 3
I _{IH}	Logical "1" Input Current	V _I = 2.7V (Receiver)			20	uA	1, 2, 3
R _{IN}	Input Resistance	Untested Input = 0V, V _I = 12V	(Note 6)	10		ΚΩ	1, 2, 3
		Untested Input = 0V, V _I = -7V	(Note 6)	10		ΚΩ	1, 2, 3
		$V_{CC} = 0V$, Untested Input = 0V, $V_1 = 12V$	(Note 6)	10		ΚΩ	1, 2, 3
		$V_{CC} = 0V$, Untested Input = 0V, $V_{I} = -7V$	(Note 6)	10		ΚΩ	1, 2, 3
I _{OZ}	High Impedance State	V _I = .4V		-20	20	uA	1, 2, 3
		V _I = 2.4V		-20	20	uA	1, 2, 3
I _{os}	Output Short Circuit	$V_{IN} = 1V, V_{OUT} = 0V$		-85	-15	mA	1, 2, 3
V_{TH}	Differential Input High Threshold	$V_{CC} = 4.5V, V_{O} = 2.5V,$ $V_{CM} = 12V \& 0V \& -7V,$ $I_{O} =4mA$.2	V	1, 2, 3
		VCC = 5.5V, Vo = 2.5V, VCM = 12V & 0V & -7V, I _O =4mA			.2	V	1, 2, 3
V _T 1	Differential Input Low Threshold	$V_{CC} = 4.5V, V_{O} = .5V,$ $V_{CM} = 12V \& 0V \& -7V,$ $I_{O} = 8mA$		2		V	1, 2, 3
		$V_{CC} = 5.5V, V_{O} = .5V,$ $V_{CM} = 12V \& 0V \& -7V,$ $I_{O} = 8mA$		2		V	1, 2, 3
V _{TH} + -	Hyteresis	$V_{CC} = 4.5V, V_{CM} = 0V$		35		mV	1, 2, 3
$(V_{TH}-)$		$V_{CC} = 5.5V, V_{CM} = 0V$		35		mV	1, 2, 3

DC - Both Driver and Receiver Electrical Characteristics (Note 10)

The following conditions apply to all parameters, unless otherwise specified. $V_{\rm CC}$ = 5.5V

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-group
I _{cc}	Supply Current I _{CC} Both Disable	$\overline{RE} = 2V, \overline{DE} = .8V$			25	mA	1, 2, 3
I _{CC}	Supply Current I _{CC} Both Enable	RE =.8V, DE = 2V			28	mA	1, 2, 3
V _{IC}	Input Clamp Volt	I _I = -18mA		-1.3		V	1, 2, 3
V _{IH}	Logical "1" Input Voltage			2		V	1, 2, 3
V _{IL}	Logical "0" Input Voltage				.8	V	1, 2, 3
V _{IH}	Logical "1" Enable Input Voltage			2		V	1, 2, 3
V _{IL}	Logical "0" Enable Input Voltage				.8	V	1, 2, 3
I _{IL}	Logical "0" Input Current	V _I = .4V	(Note 5)	-50		uA	1, 2, 3

AC - Driver Electrical Characteristics (Note 10)

The following conditions apply to all parameters, unless otherwise specified.

 V_{CC} = 5V, PRR = 1MH_Z, $T_R \le T_F \le$ 6nS, 50% duty cycle, AMP = 3V, VL_O, Z_{OUT} = 50 Ω

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-group
	Differential Output Delay Time	$RL = 60\Omega$	(Note 9)	8	25	nS	9
t _{DD}	Figure 3	DL = 0022	(Note 9)	8	30	nS	10, 11
t _{TD}	Differential Output Transition	$RL = 60\Omega$	(Notes 8,	8	25	nS	9
	Time		9)				
	Figure 3		(Notes 8,	8	30	nS	10, 11
			9)				
t _{PLH}	Propagation Delay Time Low to	$RL = 27\Omega$		6	18	nS	9
	High			6	25	nS	10, 11
	Figure 4			ľ	23	113	10, 11
t _{PHL}	Propagation Delay Time high to	$RL = 27\Omega$		6	18	nS	9
	Low			6	25	nS	10, 11
	Figure 4			0	25	113	10, 11
t _{PZH}	Output Enable Time to H	$RL = 110\Omega$			35	nS	9
	Figure 5				45	nS	10, 11
t _{PZL}	Output Enable Time to L	$RL = 110\Omega$			40	nS	9
	Figure 6				50	nS	10, 11
t _{PHZ}	Output Disable Time to H	$RL = 110\Omega$			30	nS	9
	Figure 5				40	nS	10, 11
t _{PLZ}	Output Disable Time to L	RL = 110Ω			30	nS	9
	Figure 6				40	nS	10, 11
T _{SKEW}	Differential Output Skew Time				6	nS	9
	Figure 3				12	nS	10, 11

AC - Receiver Electrical Characteristics (Note 10)

The following conditions apply to all parameters, unless otherwise specified.

 V_{CC} = 5V, PRR = 1MH_Z, $T_R \le T_F \le$ 6nS, 50% duty cycle, AMP = 3V, VL_O, Z_{OUT} = 50 Ω

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-group
	Propagation Delay Time Low to	C 1525		10	27	nS	9
t _{PLH}	High <i>Figure 7</i>	$C_L = 15pF$		10	38	nS	10, 11
t _{PHL}	Propagation Delay Time High	$C_L = 15pF$		10	27	nS	9
	to Low <i>Figure 7</i>			10	38	nS	10, 11
t _{PZH}	Output Enable Time to H	$C_L = 15pF$			20	nS	9
	Figure 8				30	nS	10, 11
t _{PZL}	Output Enable Time to L	$C_L = 15pF$			20	nS	9
	Figure 8				30	nS	10, 11
It _{PLH} - t _{PHL} I	Output to Output Delay Time				8	nS	9
	Figure 7				16	nS	10, 11
t _{PHZ}	Output Disable Time From H	C _L = 20pF	(Notes 7,		30	nS	9
	Figure 8		15)				
			(Note 7)		40	nS	10, 11
		$C_L = 5pF$	(Note 7)		20	nS	9
			(Note 7)		30	nS	10, 11
t _{PLZ}	Output Disable Time From L	$C_L = 5pF$			20	nS	9
	Figure 8				30	nS	10, 11

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

- Note 2: Above $T_A = 25^{\circ}C$, derate E package 12.1mW°C, J package 8.5 mW/°C, W & WG package 4.8mW/°C.
- Note 3: Human body model, $1.5k\Omega$ in series with 100pF
- Note 4: $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.
- Note 5: Negative sign of the limits indicates the direction of the current flow only.
- Note 6: R_{IN} is guaranteed by testing "Line Input Current" (II).
- Note 7: Testing at 20pF assures conformance to spec at 5pF.
- Note 8: tTD = Non-inverting output rise time + inverting output fall time / 2, Non-inverting output fall time + inverting output rise time / 2.
- Note 9: Rise time 20% to 80%, Fall time 80% to 20%.

Note 10: Pre and post irradiation limits are identical to those listed under A C and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD 883. Method 1019, condition A.

Parameter Measurement Information




FIGURE 1. Driver V_{OD} and V_{OC} (Note 14)





FIGURE 2. Receiver V_{OH} and V_{OL}

Parameter Measurement Information (Continued)



 $t_{\sf SKEW} = |t_{\sf PLHD} - t_{\sf PHLD}|$

FIGURE 3. Driver Differential Output Delay and Transition Times (Notes 11, 13)




FIGURE 4. Driver Propagation Times (Notes 11, 12)

Parameter Measurement Information (Continued)




FIGURE 5. Driver Enable and Disable Times (t_{ZH} , t_{HZ}) (Notes 11, 12, 13)

20142509




FIGURE 6. Driver Enable and Disable Times (t_{ZL} , t_{LZ}) (Notes 11, 12, 13)




FIGURE 7. Receiver Propagation Delay Times (Notes 11, 12)

Parameter Measurement Information (Continued)




FIGURE 8. Receiver Enable and Disable Times (Notes 11, 12, 14)

Note 11: The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r \le 6.0$ ns, $t_f \le 6.0$ ns, t_f


Note 12: C_L includes probe and stray capacitance.

Note 13: DS16F95 Driver enable is Active-High.

Note 14: All diodes are 1N916 or equivalent.

Note 15: Testing at 20 pF assures conformance to 5 pF specification.

Typical Application



12


The line should be terminated at both ends in its characteristic impedance, typically 120Ω . Stub lengths off the main line should be kept as short as possible.

20142519

Revision History

Date	Revision	Section	Originator	Changes
Released				
	Α	New Release, Corporate format	R. Malone	1 MDS data sheet converted into
				Corporate data sheet format. MDS data
				sheet MNDS16F95-X-RH, Rev. 0A1 will
				be Archived.


Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS


E20A (Rev F)

20-Lead Ceramic Leadless Chip Carrier (E) NS Package Number E20A




8 Narrow Lead Ceramic Dual-In-Line Package (J) NS Package Number J08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



10-Lead Ceramic SOIC (WG) NS Package Number WG10A



10-Lead Ceramic Flatpak (W) NS Package Number W10A

15 www.national.com

W10A (Rev H)

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560