National Semiconductor

# DP8402A/DP8403/DP8404/DP8405 32-Bit Parallel Error Detection and Correction Circuits (EDAC's)

#### **General Description**

The DP8402A, DP8403, DP8404 and DP8405 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin DP8402A and DP8403 or 48-pin DP8404 and DP8405 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory. Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Double bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error

condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

PRELIMINARY

August 1989

Read-modify-write (byte-control) operations can be performed with the DP8402A and DP8403 EDACs by using output latch enable,  $\overline{\text{LEDBO}}$ , and the individual  $\overline{\text{OEB0}}$  thru  $\overline{\text{OEB3}}$  byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

#### **Features**

- Detects and corrects single-bit errors
- Detects and flags double-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability ... DP8402A and DP8403
- Fully pin and function compatible with TI's
- SN74ALS632A thru SN74ALS635 series



TRI-STATE® is a registered trademark of National Semiconductor Corp

©1995 National Semiconductor Corporation TL/F/8535

RRD-B30M105/Printed in U. S. A.

DP8402A/DP8403/DP8404/DP8405 32-Bit Parallel Error Detection and Correction Circuits (EDAC's)



Mode Definitions MODE PIN NAME DESCRIPTION S1 S0 MODE OPERATI						PCC Pin	Definition	s DP840	2A	
MODE P		AME DE	SCRIPTION			pin 1	Vcc	pin 35	OECB	
5	51	S0	MODE	OPE	RATION	2	LEDBO	36	CB3	
0	L	L WR	ITE	Input dataw	vord and output	3	MERR	37	CB2	
				checkword		4	EBR	38	CB1	
1	L	H DIA	GNOSTICS	Input variou	us data words	5	DB0	39	CB0	
				against late	ned	6	DB1	40	DB16	
				crieckword	/output valid	7	DB2	41	DB17	
2	н	I BEA	D & FLAG	Input datav	ord and output	8	NC	42	NC	
-		L 11L/		error flags	ford and output	9	NC	43	NC	
3	н	H COF	RECT	Latched inp	out data and	10	NC	44	DB18	
				checkword	/output	10	DB3	45	DB10	
				corrected c	lata and	12	DB4	46	DB20	
				syndrome of	code	13	DB5	47	DB20	
			_			14	OFBO	48	OFB2	
PIN De	etin	nitions	5			15	DB6	49	DB22	
S0, S1		Control	of EDAC mo	ode, see prec	eding	16	DB7		DB22	
		Mode L	Jefinitions	toward		10	GND	51	GND	
			1 107 32 011 02	alaword. Ale		18	GND	52	GND	
	CDO	nort for	the syndrom	e error code	during	19	DB8	52	DB24	
		error co	prrection mod	le.	during	20	DBQ	50	DB24	
DEB0 thr	u	Datawo	ord output bu	ffer enable. V	Vhen high,	20		55		
OEB3		output l	buffers are at	TRI-STATE	. Each pin	21	DB10	56	DB26	
(DP8402/	۹,	control	s 8 I/O ports	OEB0 contr	ols DB0	22	DB11	57	DB20	
DP8403)		thru DE	37, OEB1 cor	trols DB8 th	ru D <u>B15,</u>	20		59	0027	
		OEB2 o	controls DB1	6 thru DB23	and OEB3	24		50	NC	
		control	s DB24 thru l	JB31.	Alle and Islands	20		59	NC NC	
	^	Data W	ord output La	itch enable.	when high	20	NC	61	NC	
	٦,	32 hits	of the dataw	ord	ales on all	27	NC	60	NC	
OFDB		TRI-ST	ATE control	for the data I	/O port	20	NC	62		
(DP8404,		When h	high output bi	uffers are at	, o porta	29		64	DB29	
DP8405)		TRI-ST	ATE.			30	DB15	64		
OECB		Checkv	vord output b	uffer enable.	When	31	CDC	65	0031	
		high the	e output buffe	ers are in TR	I-STATE	32	CB6	60	50	
		mode.				33	CB5	67	51	
ERR		Single	error output f	lag, a low ind	licates at	34	CB4 1	00	VCC	
		least a	single bit erro	or.	diaataa					
		two or v	more errore r	inay, a iOW If irecent	luicales					
TABLE I. Write						Control Function				
lemory Cycle	E Fu	DAC nction	Control S1 S0	Data I/O	DB Control OEBn or OEDB	DB Output Late DP8402A, DP84	ch 103 Check I/(	CB Control	Error Flag	

†See Table II for details on check bit generation.

Generate

check word

Write

# Memory Write Cycle Details

L L

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table

2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

Output

check bits†

н

н

L

н

Input

Х

										ТA	٩BL	E II.	Pari	ity A	lgo	rithr	n															
Check Word													32	2-Bit	Dat	a W	ord															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	Х		Х	Х		Х					Х		Х	Х	Х			Х			Х		Х	Х	Х	Х		Х				Х
CB1				Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		Х		Х		Х			Х	Х
CB2	X		Х			Х	Х		Х			Х	Х			Х	Х		Х			Х	Х		Х			Х	Х	Х		Х
CB3			Х	Х	Х				Х	Х	Х				Х	Х			Х	Х	Х				Х	Х	Х				Х	Х
CB4	X	Х							Х	Х	Х	Х	Х	Х			Х	Х							Х	Х	Х	Х	Х	Х		
CB5	X	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Х	Х	Х	Х								
CB6	X	Х	Х	Х	Х	Х	Х	Х																	Х	Х	Х	Х	Х	Х	Х	Х

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

Check bits 0, 1, 2 are odd parity or the exclusive NORing of the "X"ed bits for the particular check bit. Check bits 3, 4, 5, 6 are even parity or the exclusive ORing of the "X"ed bits for the particular check bit.

## Memory Read Cycle (Error Detection & Correction Details)

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from the memory is acceptable to use as presented on the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents highs on both flags. The

next two cases of single-bit errors give a high on  $\overline{\text{MERR}}$  and a low on  $\overline{\text{ERR}}$ , which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both  $\overline{\text{ERR}}$  and  $\overline{\text{MERR}}$ , which is the interrupt indication for the CPU.

TADLE III. EITOT FUNCTION	TAE	BLE	III.	Error	Fund	ction
---------------------------	-----	-----	------	-------	------	-------

Total Numb	er of Errors	Erro	r Flags	Data Correction
32-Bit Data Word	7-Bit Check Word	ERR	MERR	Bata Concotion
0	0	н	Н	Not applicable
1	0	L	н	Correction
0	1	L	н	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

The DP8402 check bit syndrome matrix can be seen in TA-BLE II. The horizontal rows of this matrix generate the check bits by selecting different combinations of data bits, indicated by "X"s in the matrix, and generating parity from them. For instance, parity check bit "0" is generated by EXCLUSIVE NORing the following data bits together; 31, 29, 28, 26, 21, 19, 18, 17, 14, 11, 9, 8, 7, 6, 4, and 0. For example, the data word "0000001H" would generate the check bits CB6-0 = 48H (Check bits 0, 1, 2 are odd parity and check bits 3, 4, 5, 6 are even parity).

During a WRITE operation (mode 0) the data enters the DP8402 and check bits are generated at the check bit input/output port. Both the data word and the check bits are then written to memory. During a READ operation (mode 2, error detection) the data and check bits that were stored in memory, now possibly in error, are input through the data and check bit I/O ports. New check bits are internally generated from the data word. These new check bits are then compared, by an EXCLU-SIVE NOR operation, with the original check bits that were stored in memory. The EXCLUSIVE NOR of the original check bits, that were stored in memory, with the new check bits is called the syndrome word. If the original check bits are the same as the new check bits, a no error condition, then a syndrome word of all ones is produced and both error flags (ERR and MERR) will be high. The DP8402 matrix encodes errors as follows:

				TABLE IV.	Read, Flag, ar	nd Correct Function			
Memory Cycle	EDAC Function	Cor S1	ntrol S0	Data I/O	DB Control OEBn or OEDB	DB Output Latch DP8402A, DP8403 LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read	Read & flag	н	L	Input	Н	Х	Input	Н	Enabled†
Read	Latch input data and check bits	н	н	Input data latched	Н	L	Input check word latched	Н	Enabled†
Read	Output corrected data & syndrome bits	н	н	Output corrected data word	L	х	Output syndrome bits‡	L	Enabled†
†See Table ‡See Table	e III for error description e V for error location.	l.							

#### Memory Read Cycle (Error Detection & Correction Details) (Continued)

- 1) Single data bit errors cause 3 or 5 bits in the syndrome word to go low. The columns of the check bit syndrome matrix (TABLE II) are the syndrome words for all single bit data errors in the 32 bit word (also see TABLE V). The data bit in error corresponds to the column in the check bit syndrome matrix that matches the syndrome word. For instance, the syndrome word indicating that data bit 31 is in error would be (CB6-CB0) = "0001010". see the column for data bit 31 in TABLE II, or see TABLE V. During mode 3 (S0 = S1 = 1) the syndrome word is decoded, during single data bit errors, and used to invert the bit in error thus correcting the data word. The corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents the 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip.
- 2) A single check bit error will cause that particular check bit to go low in the syndrome word.
- 3) A double bit error will cause an even number of bits in the syndrome word to go low. The syndrome word will then be the EXCLUSIVE NOR of the two individual syndrome words corresponding to the 2 bits in error. The two-bit error is not correctable since the parity tree can only identify single bit errors.

If any of the bits in the syndrome word are low the "ERR" flag goes low. The "MERR" (dual error) flag goes low during any double bit error conditions. (See Table III).

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

														AD
	Sy	nd	ron	ne E	Bits		Frror			Sy	ndr	om	ie E	Bits
6	5	4	3	2	1	0			6	5	4	3	2	1
L	L	L	L	L	L	L	unc		L	Н	L	L	L	L
L	L	L	L	L	L	н	2-bit		L	н	L	L	L	L
L	L	L	L	L	Н	L	2-bit		L	н	L	L	L	Н
L	L	L	L	L	Н	Н	unc		L	Н	L	L	L	Н
L	L	L	L	Н	L	L	2-bit		L	н	L	L	н	L
L	L	L	L	н	L	н	unc		L	н	L	L	н	L
L	L	L	L	Н	Н	L	unc		L	н	L	L	Н	Н
L	L	L	L	Н	Н	н	2-bit		L	Н	L	L	Н	Н
L	L	L	Н	L	L	L	2-bit		L	Н	L	Н	L	L
L	L	L	н	L	L	н	unc		L	н	L	н	L	L
L	L	L	н	L	н	L	DB31		L	н	L	н	L	н
L	L	L	Н	L	Н	Н	2-bit		L	Н	L	Н	L	Н
L	L	L	Н	Н	L	L	unc		L	н	L	н	н	L
L	L	L	н	н	L	н	2-bit		L	н	L	н	н	L
L	L	L	н	н	н	L	2-bit		L	н	L	н	н	н
L	L	L	Н	Н	Н	н	DB30		L	н	L	н	Н	Н
L	L	н	L	L	L	L	2-bit		L	н	н	L	L	L
L	L	Н	L	L	L	н	unc		L	н	н	L	L	L
L	L	Н	L	L	н	L	DB29		L	н	н	L	L	Н
L	L	Н	L	L	Н	Н	2-bit		L	Н	Н	L	L	Н
L	L	н	L	Н	L	L	DB28		L	н	н	L	н	L
L	L	Н	L	н	L	н	2-bit		L	н	н	L	н	L
L	L	Н	L	н	н	L	2-bit		L	н	н	L	н	Н
L	L	Н	L	Н	Н	н	DB27		L	Н	Н	L	Н	Н
L	L	н	Н	L	L	L	DB26		L	н	Н	н	L	L
L	L	н	н	L	L	н	2-bit		L	н	н	н	L	L
L	L	н	н	L	н	L	2-bit		L	н	н	н	L	н
L	L	н	Н	L	Н	н	DB25		L	н	Н	н	L	Н
L	L	н	Н	Н	L	L	2-bit		L	н	н	н	н	L
L	L	н	Н	Н	L	Н	DB24		L	Н	Н	Н	Н	L
L	L	н	Н	Н	Н	L	unc		L	Н	н	Н	н	н
L	L	н	Н	Н	Н	Н	2-bit		L	н	Н	н	Н	н
СВ	X =	er er	ror i	n ch	eck	bit )	(	,	_					

#### **TABLE V. Syndrome Decoding**

Error

2-bit

unc

DB7

2-bit

DB6

2-bit

2-bit

DB5

DB4

2-bit

2-bit

DB3

2-bit

DB2

unc

2-bit

DB0

2-bit

2-bit

unc

2-bit

DB1

unc

2-bit

2-bit

unc

unc

2-bit

unc

2-bit

2-bit H H H CB6

2 1 0

LLL

LLH

LHL

LHH

HLL

НLН

ΗΗL

н н н

LLL

LLH

LHL

LHH

HLL

HLH

ННL

ННН

LLL

і і н

LHL

LHH

ΗLL

HLH

HHL

ннн

LLL

LLH

LHL

LHH

HLL

HLH

HHL

Syndrome Bits

6543210 НГГГГГ

НССССИ

НССССНС

нссснн НГГГНГГ

нссснсн

нгггннг

НГГГННН

нсснссс

НССНССН

НГГНГНГ

нггнгн

НГГННГГ

НГГННГН

нггннг

нггннн

НГНГГГГ НГНГГГН

нгнггнг

нгнггни

нгнгнгг

нгнгнгн нгнгннг

нснсннн

нгннггг

нгннггн

|н ∟ н н ∟ н ∟

нгннгнн

нгннгг

нгннгн

нгнннг

нсннннн

		Svi	ndr	om	e E	Bits		
Error	6	5	4	3	2	1	0	Error
2-bit	н	Н	L	L	L	L	L	unc
unc	н	Н	L	L	L	L	Н	2-bit
unc	н	Н	L	L	L	н	L	2-bit
2-bit	н	Н	L	L	L	Н	Н	DB23
unc	н	Н	L	L	н	L	L	2-bit
2-bit	н	н	L	L	Н	L	Н	DB22
2-bit	н	н	L	L	Н	Н	L	DB21
unc	Н	Н	L	L	Н	Н	Н	2-bit
unc	н	Н	L	н	L	L	L	2-bit
2-bit	Н	Н	L	Н	L	L	Н	DB20
2-bit	н	Н	L	н	L	н	L	DB19
DB15	н	Н	L	Н	L	Н	Н	2-bit
2-bit	н	Н	L	н	н	L	L	DB18
unc	Н	Н	L	Н	н	L	Н	2-bit
DB14	н	н	L	н	н	н	L	2-bit
2-bit	н	Н	L	Н	Н	Н	Н	CB4
unc	н	Н	Н	L	L	L	L	2-bit
2-bit	н	н	н	L	L	L	Н	DB16
2-bit	н	н	н	L	L	н	L	unc
DB13	Н	Н	Н	L	L	Н	Н	2-bit
2-bit	н	Н	Н	L	н	L	L	DB17
DB12	н	н	н	L	н	L	Н	2-bit
DB11	н	н	н	L	н	н	L	2-bit
2-bit	н	Н	Н	L	Н	Н	Н	CB3
2-bit	н	Н	Н	н	L	L	L	unc
DB10	Н	Н	Н	Н	L	L	Н	2-bit
DB9	Н	Н	Н	Н	L	Н	L	2-bit
2-bit	н	Н	Н	Н	L	Н	Н	CB2
DB8	н	Н	Н	н	н	L	L	2-bit
2-bit	Н	Н	Н	Н	Н	L	Н	CB1
2-bit	Н	Н	Н	Н	Н	Н	L	CB0
CB5	Н	Н	Н	Н	Н	Н	Н	none
CB5	Н	Н	Н	Н	Н	Н	Н	none

DB Y = error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

			ТА	BLE VI. Rea	d-Modify	-Write Functio	n		
MEMORY CYCLE	EDAC FUNCTION	CON <sup>-</sup> S1	TROL S0	BYTEn†	0EBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	Н	L	Input	н	х	Input	Н	Enabled
Read	Latch input data & check bits	Н	н	Input data latched	н	L	Input check word latched	Н	Enabled
	Latch corrected			Output			Hi-Z H		
Read	data word into output latch	Н	Н	data word latched	н	н	Output Syndrome bits	L	Enabled
Modify	Modify appropriate byte or bytes &	1	1	Input modified BYTE0	н	Ц	Output		и и
/write	generate new check word	L	L	Ouput unchanged BYTE0	L		check word		

†OEB0 controls DB₀-DB₂ (BYTE0), OEB1 controls DB<sub>8</sub>-DB₁5 (BYTE1), OEB2 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

## Read-Modify-Write (Byte Control) Operations

The DP8402A and DP8403 devices are capable of bytewrite operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, SO = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDBO from a low to a high.

Byte control can now be employed on the data word through the  $\overline{OEB0}$  through  $\overline{OEB3}$  controls.  $\overline{OEB0}$  controls DB0-DB7 (byte 0),  $\overline{OEB1}$  controls DB8-DB15 (byte 1),  $\overline{OEB2}$  controls DB16-DB23 (byte 2), and  $\overline{OEB3}$  controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and S0 low. Table VI lists the read-modify-write functions.

#### **Diagnostic Operations**

The DP8402A thru DP8405 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the  $\overline{\text{ERR}}$ flag should be low. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be low. After the checkword is latched into the input latch, it can be verified by taking OECB low. This outputs the latched checkword. With the DP8402A and DP8403, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the DP8404 and DP8405 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII DP8402A and DP8403 and Table VIII DP8404 and DP8405 list the diagnostic functions.

			TABLE VII. DP	8402A, DP84	03 Diagnostic	Function			
EDAC FUNCTION	CON <sup>.</sup> S1	TROL S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAG	
Read & flag	н	L	Input correct data word	Н	x	Input correct check bits	Н	н н	
Latch input check word while data input latch remains transparent	L	Н	Input diagnostic data word†	Н	L	Input check bits latched	Н	Enabled	
Latch diagnostic data word into	L	н	Input diagnostic	н	н	Output latched check bits	L	Enabled	
output latch			data word†			Hi-Z	н		
Latch diagnostic data word into	Н	Н	Input diagnostic data word	н	н	Output syndrome bits	L	Enabled	
input lateri			latched			Hi-Z	Н		
Output diagnostic data word &	н	Н	Output diagnostic	L	н	Output syndrome bits	L	Enabled	
syndrome bits			data word			Hi-Z	Н		
Output corrected diagnostic data word & output	н	н	Output corrected diagnostic	L	L	Output syndrome bits	L	Enabled	
syndrome bits			data word			Hi-Z	Н		

†Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

#### TABLE VIII. DP8404, DP8405 Diagnostic Function

EDAC FUNCTION	CON S1	TROL S0	DATA I/O	DB CONTROL	CHECK I/O	DB CONTROL	ERROF ERR	R FLAGS MERR
Read & flag	н	L	Input correct data word	н	Input correct check bits	Н	н	н
Latch input check bits while data input latch remains transparent	L	Н	Input diagnostic data word†	Н	Input check bits latched	Н	Ena	abled
Output input check bits	L	Н	Input diagnostic data word†	Н	Output input check bits	L	Ena	abled
Latch diagnostic	н	н	Input diagnostic	н	Output syndrome bits	L	Fna	abled
input latch			data word latched		Hi-Z	Н	LIIC	bica
Output corrected diagnostic	н	Н	Output corrected diagnostic	L	Output syndrome bits	L	Ena	abled
data word			data word		Hi-Z	н		

+ Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.





Abs If Milit please Office	Olute Maximum R tary/Aerospace specified contact the National /Distributors for availabilit	<b>latings</b> devices are required, Semiconductor Sales ty and specifications.							
Over C Supply Input V	Operating Free-Air Temperat Voltage, V <sub>CC</sub> (See Note 1) Voltage: CB and DB	ure Range (unless otherwise noted) 7V Operating Fre 5.5V	e-Air Tei	mpera	ture: Mi Cc	litary ommer	— 55°C cial	C to + 12 0° to + 1	25°C 70°C
_	All Others	7V Storage Temp	perature	Range	1		-65°C	C to +1	50°C
Rec	ommended Oper	ating Conditions		Militar		6	mme	rcial	
Symbol	Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-Level Input Voltage		2			2			V
VIL	Low-Level Input Voltage				0.8			0.8	V
Юн	High-Level Output Current	ERR Or MERR			-0.4			-0.4	mA
		DB Or CB DP8402A, DP8404			-1			-2.6	
	Low-Level Output Current	ERR Or MERR			4			8	mA
		DB or CB			12			24	
t <sub>w</sub>	Pulse Duration	LEDBO Low	25			25			ns
		(1) Data And Check Word Before S0 ↑ (S1 = H)	15			10			
		(2) SO High Before $\overline{\text{LEDBO}} \uparrow (S1 = H)^{\dagger}$	45			45			
		(3)	0			0			
t <sub>su</sub>	Setup Time	(4) $\overline{\text{LEDBO}}$ High Before S1 $\uparrow$ (S0 = H)	0			0			ns
		(5) Diagnostic Data Word Before S1 $\uparrow$ (S0 = H)	15			10			
		(6) Diagnostic Check Word Before The Later Of S1↓ or S0↑	15			10			
		(7) Diagnostic Data Word Before LEDBO↑ (S1 = L and S0 = H)‡	25			20			
		(8) Read-Mode, S0 Low And S1 High	35			30			
		(9) Data And Check Word After S0 $\uparrow$ (S1 = H)	20			15			
+.	Hold Time	(10) Data Word After S1 $\uparrow$ (S0 = H)	20			15			20
'n		(11) Check Word After The Later of S1 $\downarrow$ or S0 $\uparrow$	20			15			115
		(12) Diagnostic Data Word After LEDBO ↑ (S1 = L And S0 = H)‡	0			0			
t <sub>corr</sub>	Correction Time (see Figure	9 1)*	65			58			ns
T <sub>A</sub>	Operating Free-Air Temper	ature	-55		125	0		70	°C
*This sp †These t ‡These t	ecification may be interpreted as the times ensure that corrected data is times ensure that the diagnostic dat	e maximum delay to guarantee valid corrected data at the saved in the output data latch. a word is saved in the output data latch.	output and	l include	es the t <sub>su</sub>	setup d	lelay.		

0	Demonstern	To at Oan ditions		Military		Co	mmerci	al	
Symbol	Parameter	lest Conditions	Min	Тур†	Max	Min	Тур†	Max	Units
V <sub>IK</sub>		$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.5			-1.5	V
	All outputs	$V_{CC}=$ 4.5V to 5.5V, $I_{OH}=$ $-$ 0.4 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
V <sub>OH</sub>		$V_{CC} = 4.5V, I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	DB of CB	$V_{CC} = 4.5V, I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
		$V_{CC} = 4.5V, I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
		$V_{CC} = 4.5V, I_{OL} = 8 \text{ mA}$					0.35	0.5	
VOL	<b>DD</b> 0D	$V_{CC} = 4.5V, I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	
	DB of CB	$V_{CC} = 4.5V, I_{OL} = 24 \text{ mA}$					0.35	0.5	
	S0 or S1	$V_{CC} = 5.5V, V_{I} = 7V$			0.1			0.1	
Ц	All others	$V_{CC} = 5.5V, V_{I} = 5.5V$			0.1			0.1	mA
	S0 or S1				20			20	
ΙΗ	All others‡	$V_{\rm CC} = 5.5V, V_{\rm I} = 2.7V$			20			20	μΑ
	S0 or S1				-0.4			-0.4	
ΊL	All others‡	$v_{\rm CC} = 5.5 V, V_{\rm I} = 0.4 V$			-0.1			-0.1	mA
I <sub>O</sub> §		$V_{CC} = 5.5V, V_O = 2.25V$	-30		-112	-30		-112	mA
		$V_{CC} = 5.5V.$ (See Note 1)		150	250		150	250	mA

# DP8403, DP8405 Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

0h.al	Demonster	<b>T</b> . <b>10</b> . <b>1</b> <sup>111</sup>		Military		Co	Unite			
Symbol	Parameter	l est Conditions	Min	Тур†	Max	Min	Тур†	Max	Units	
V <sub>IK</sub>		$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
V <sub>OH</sub>	ERR or MERR	$V_{CC}=$ 4.5V to 5.5V, $I_{OH}=-0.4$ mA	V <sub>CC</sub> -2			$V_{CC}-2$			V	
I <sub>OH</sub>	DB or CB	$V_{CC} = 4.5V, V_{OH} = 5.5V$			0.1			0.1	mA	
	ERR or MERR	$V_{CC} = 4.5 V, I_{OL} = 4 \text{ mA}$	-	0.25	0.4		0.25	0.4		
V <sub>OL</sub>		$V_{CC} = 4.5 V, I_{OL} = 8 \text{ mA}$					0.35	0.5	v	
	DB or CB	$V_{CC} = 4.5 V, I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4		
		$V_{CC} = 4.5 V, I_{OL} = 24 \text{ mA}$					0.35	0.5		
I	S0 or S1	$V_{CC} = 5.5V, V_I = 7V$							mA	
	All others	$V_{CC} = 5.5V, V_{I} = 5.5V$								
IIH	S0 or S1								μA	
	All others‡	$V_{\rm CC} = 5.5V, V_{\rm I} = 2.7V$								
IIL	S0 or S1									
	All others‡	$V_{\rm CC} = 5.5 V, V_{\rm I} = 0.4 V$							mA	
l <sub>O</sub> §	ERR or MERR	$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		-112	-30		-112	mA	
Icc		V <sub>CC</sub> = 5.5V, (See Note 1)		150			150		mA	
			•	•		•			-	

†All typical values are at V\_{CC} = 5V, T\_A = +25^{\circ}C.

 $\ddagger For I/O ports (Q_A through Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.$ 

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Note 1:  $I_{CC}$  is measured with S0 and S1 at 4.5V and all CB and DB pins grounded.

Symbol	From	То	Test Conditions	Military		Com	Unite		
	(Input)	(Output)		Min	Max	Min	Мах		
t <sub>pd</sub>	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$	10	43	10	40	ne	
	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$	10	43	10	40		
t <sub>pd</sub>	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500\Omega$	$= L, R_L = 500\Omega$ 15 67 15		55	ne		
	DB	MERR	$S1 = L, S0 = H, R_L = 500\Omega$	15	67	15	55	13	
t <sub>pd</sub>	S0 $\downarrow$ and S1 $\downarrow$	СВ	$R1 = R2 = 500\Omega$	10	60	10	48	ns	
t <sub>pd</sub>	DB	СВ	$S1 = L, S0 = L, R1 = R2 = 500\Omega$	10	60	10	48	ns	
t <sub>pd</sub>	LEDB0↓	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$	7	35	7	30	ns	
t <sub>pd</sub>	S1 ↑	СВ	$S0 = H, R1 = R2 = 500\Omega$	10	60	10	50	ns	
t <sub>en</sub>	<u>OECB</u> ↓	СВ	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t <sub>dis</sub>	<u>OECB</u> ↑	СВ	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t <sub>en</sub>	OEB0 thru OEB3 ↓	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
tdie	OEB0 thru OEB3 ↑	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	

DP8403 Switching Characteristics  $V_{CC}=$  4.5V to 5.5V,  $C_L=$  50 pF,  $T_A=$  Min to Max (unless otherwise noted)

Cumbal	From	To (Output)	Test Conditions	Military			с	Units		
Symbol	(Input)			Min	Тур†	Max	Min	Тур†	Max	onneo
+ .	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
чра	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$		26			26		
t <sub>pd</sub>	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		ns
			$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t <sub>pd</sub>	S0 $\downarrow$ and S1 $\downarrow$	СВ	$R_L = 680\Omega$		40			40		ns
t <sub>pd</sub>	DB	СВ	$S1=L,S0=L,R_L=680\Omega$		40			40		ns
t <sub>pd</sub>	LEDB0↓	DB	$S1 = X, S0 = H, R_L = 680\Omega$		26			26		ns
t <sub>pd</sub>	S1 ↑	СВ	$S0 = H, R_L = 680\Omega$		40			40		ns
t <sub>PLH</sub>	<u>OECB</u> ↑	СВ	$S1=X,S0=H,R_{L}=680\Omega$		24			24		ns
t <sub>PHL</sub>	<u>OECB</u> ↓	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t <sub>PLH</sub>	OEB0 thru OEB3 ↑	DB	$S1=X,S0=H,R_{L}=680\Omega$		24			24		ns
t <sub>PHL</sub>	$\overline{OEB0}$ thru $\overline{OEB3}\downarrow$	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns

†All typical values are at V\_{CC} = 5V, T\_A = +25^{\circ}C.

Symbol	From (Input)	To (Output)	Test Conditions	Military			C	Unite		
				Min	Тур†	Max	Min	Тур†	Max	Units
t <sub>pd</sub>	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
			$S1 = L, S0 = H, R_L = 500\Omega$		26			26		
t <sub>pd</sub>	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		ns
			$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t <sub>pd</sub>	S0 $\downarrow$ and S1 $\downarrow$	СВ	$R1 = R2 = 500\Omega$		35			35		ns
t <sub>pd</sub>	DB	СВ	$S1 = L, S0 = L, R1 = R2 = 500\Omega$		35			35		ns
t <sub>pd</sub>	S1 ↑	СВ	$S0 = H, R1 = R2 = 500\Omega$		35			35		ns
t <sub>en</sub>	<u>OECB</u> ↓	СВ	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns
t <sub>dis</sub>	OECB ↑	СВ	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns
t <sub>en</sub>	<u>OECB</u> ↓	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns
t <sub>dis</sub>	OECB ↑	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns

# DP8405 Switching Characteristics, $v_{CC}$ = 4.5V to 5.5V, $C_L$ = 50 pF, $T_A$ = Min to Max

0h.al	From (Input)	To (Output)	Test Conditions	Military			С	Unite		
Symbol				Min	Тур†	Max	Min	Тур†	Max	Units
t <sub>pd</sub>	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
	DB	ERR	$S1=L,S0=H,R_{L}=500\Omega$		26			26		
t <sub>pd</sub>	DB and CB	MEBB	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		ns
			$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t <sub>pd</sub>	S0 $\downarrow$ and S1 $\downarrow$	СВ	$R_L = 680\Omega$		40			40		ns
t <sub>pd</sub>	DB	СВ	$S1=L,S0=L,R_{L}=680\Omega$		40			40		ns
t <sub>pd</sub>	S1 ↑	DB	$S0 = H, R_L = 680\Omega$		40			40		ns
t <sub>PLH</sub>	<u>OECB</u> ↑	СВ	$S1 = X, S0 = H, R_L = 500\Omega$		24			24		ns
t <sub>PHL</sub>	<u>OECB</u> ↓	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t <sub>PLH</sub>	OEDB ↑	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t <sub>PHL</sub>	OEDB↓	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns

†All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.













National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.