N a t i o n a l   S e m i c o n d u c t o r

CLC5633
Triple, High Output, Programmable Gain Buffer

General Description

The CLC5633 is a triple, low cost, high speed (130MHz) buffer which features user programmable gains of +2, +1, and −1V/V. The CLC5633 also has a new output stage that delivers high output drive current (130mA/ch) from a single 5V supply. Its current feedback architecture, fabricated in an advanced complementary bipolar process, maintains consistent performance over a wide range of gains and signal levels, and has a linear phase response up to one half of the −3dB frequency.

The CLC5633 offers 0.1dB gain flatness to 20MHz and differential gain and phase errors of 0.03% and 0.06˚. These features area ideal for professional and consumer video applications.

The CLC5633 offers superior dynamic performance with a 130MHz small-signal bandwidth, 410V/µs slew rate and 5.0ns rise/fall times ($2V_{STEP}$). The combination of low quiescent power, high output current drive, and high speed performance make the CLC5633 well suited for many battery powered personal communication/computing systems.

The ability to drive low impedance, highly capacitive loads, with minimum distortion makes the CLC5633 ideal for cable applications. The CLC5633 will drive a 100Ω load with only −73/−92dBc second/third harmonic distortion (A_V = +2, V_{OUT}= $2V_{PP}$, f = 1MHz). With a 25Ω load, and the same conditions, it produces only −75/−75dBc second/third harmonic distortion. It is also optimized for driving high currents into single-ended transformers and coils.

When driving the input of high resolution A/D converters, the CLC5633 provides excellent −92/−96dBc second/third harmonic distortion (A_V = +2, V_{OUT} = $2V_{PP}$, f = 1MHz, R_L = 1kΩ) and fast settling time.

Features

- 130mA output current
- 0.03%, 0.06˚ differential gain, phase

- 3.0mA/ch supply current
- 130MHz bandwidth (A_v=+2)
- −92/−96dBc HD2/HD3 (1MHz)
- 20ns settling to 0.05%
- 410V/µs slew rate
- Stable for capacitive loads up to 1000pf
- Single 5V to ±5V supplies

Applications

- Video line driver
- Coaxial cable driver
- Twisted pair driver
- Transformer/coil driver
- High capacitive load driver
- Portable/battery powered applications
- A/D driver

**Maximum Output Voltage vs. R_L**

DS015005-1

Connection Diagram

DS015005-3

Pinout
DIP & SOIC

Typical Application

Single Supply Cable Driver

Ordering Information

Package	Temperature Range Industrial	Packaging Marking	NSC Drawing
14-pin plastic DIP	−40˚C to +85˚C	CLC5633IN	N14A
14-pin plastic SOIC	−40˚C to +85˚C	CLC5633IM	M14A, M14B
		CLC5633IMX	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ($V_{CC}-V_{EE}$)	+14V
Output Current (See note 4)	140mA
Common-Mode Input Voltage	V_{EE} to V_{CC}
Maximum Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (soldering 10 sec)	+300°C
ESD (human body model)	2000V

Operating Ratings

Thermal Resistance

Package	(θ_{JC})	(θ_{JA})
MDIP	60°C/W	110°C/W
SOIC	55°C/W	125°C/W

+5 Electrical Characteristics

(A_V = +2, R_L =100Ω, V_S = +5V[1], V_{CM} = V_{EE} + (V_S/2), R_L tied to V_{CM}, unless specified.

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Ambient Temperature		CLC5633IN/IM	+25°C	+25°C	0 to 70°C	−40 to 85°C	
Frequency Domain Response							
	-3dB Bandwidth	V_O = 0.5V_{PP}	100	80	70	70	MHz
		V_O = 2.0V_{PP}	97	79	74	72	MHz
	−0.1dB Bandwidth	V_O = 0.5V_{PP}	20	17	17	13	MHz
	Gain Peaking	<200MHz, V_O = 0.5V_{PP}	0	0.5	1.0	1.0	dB
	Gain Rolloff	<30MHz, V_O = 0.5V_{PP}	0.2	0.5	0.6	0.6	dB
	Linear Phase Deviation	<30MHz, V_O = 0.5V_{PP}	0.15	0.3	0.4	0.4	deg
	Differential Gain	NTSC, R_L = 150Ω to −1V	0.04	–	–	–	%
	Differential Phase	NTSC, R_L = 150Ω to −1V	0.1	–	–	–	deg
Time Domain Response							
	Rise and Fall Time	2V Step	4.8	6.4	6.8	7.3	ns
	Settling Time to 0.05%	1V Step	20	24	40	60	ns
	Overshoot	2V Step	5	7	11	14	%
	Slew Rate	2V Step	290	170	150	140	V/µs
Distortion And Noise Response							
	2nd Harmonic Distortion	2V_{PP}, 1MHz	−72	-	-	-	dBc
		2V_{PP}, 1MHz; R_L = 1KΩ	−84	-	-	-	dBc
		2V_{PP}, 5MHz	−71	−54	−52	−52	dBc
	3rd Harmonic Distortion	2V_{PP}, 1MHz	−87	-	-	-	dBc
		2V_{PP}, 1MHz; R_L=1KΩ	−95	-	-	-	dBc
		2V_{PP}, 5MHz	−78	−61	−54	−54	dBc
	Equivalent Input Noise						
	Voltage (e_{ni})	>1MHz	4.9	5.9	6.4	6.4	nV/$\sqrt{Hz}$
	Non-Inverting Current (i_{bn})	>1MHz	6.6	8.5	9.3	9.3	pA/$\sqrt{Hz}$
	Inverting Current (i_{bi})	>1MHz	11.1	14.7	15.8	15.8	pA/$\sqrt{Hz}$
	Crosstalk (Input Referred)	10MHz, 1V_{PP}	−54	-	-	-	dB
	Crosstalk, all Hostile (Input Referred)	10MHz, 1V_{PP}	−52	-	-	-	dB
Static, DC Performance							
	Input Offset Voltage (Note 3)		13	30	35	35	mV
	Average Drift		80	-	-	-	µV/°C
	Input Bias Current (Non-Inverting)(Note 3)		5	18	24	24	µA
	Average Drift		30	-	-	-	nA/°C

+5 Electrical Characteristics (Continued)

(A_V = +2, R_L =100Ω, V_S = +5V[1], V_{CM} = V_{EE} + (V_S/2), R_L tied to V_{CM}, unless specified.

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Static, DC Performance							
	Gain Accuracy (Note 3)		±0.3	±1.5	±2.0	±2.0	µA
	Internal Resistors (R_f, R_g		1000	±20%	±26%	±30%	Ω
	Power Supply Rejection Ratio	DC	48	45	43	43	dB
	Common Mode Rejection Ratio	DC	44	41	39	39	dB
	Supply Current (Per Amplifier)(Note 3)	R_L = ∞	3.0	3.4	3.6	3.6	mA
Miscellaneous Performance							
	Input Resistance (Non-Inverting)		1.0	0.62	0.56	0.56	MΩ
	Input Capacitance (Non-Inverting)		2.2	3.3	3.3	3.3	pF
	Input Voltage Range, High		4.2	4.1	4.0	4.0	V
	Input Voltage Range, Low		0.8	0.9	1.0	1.0	V
	Output Voltage Range, High	R_L = 100Ω	4.0	3.9	3.8	3.8	V
	Output Voltage Range, Low	R_L = 100Ω	1.0	1.1	1.2	1.2	V
	Output Voltage Range, High	R_L = ∞	4.1	4.0	4.0	3.9	V
	Output Voltage Range, Low	R_L = ∞	0.9	1.0	1.0	1.1	V
	Output Current (Note 4)		100	80	65	40	mA
	Output Resistance, Closed Loop	DC	400	600	600	600	mΩ

±5 Electrical Characteristics

(A_V = +2, R_L = 100Ω, V_{CC} = ±5V, unless specified)

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Ambient Temperature		CLC5633IN/IM	+25˚C	+25˚C	0 to 70˚C	−40 to 85˚C	
Frequency Domain Response							
	-3dB Bandwidth	V_O = 1.0V_{PP}	130	100	90	90	MHz
		V_O = 4.0V_{PP}	80	60	55	55	MHz
	−0.1dB Bandwidth	V_O = 1.0V_{PP}	20	17	12	12	MHz
	Gain Peaking	<200MHz, V_O = 1.0V_{PP}	0	0.5	1.0	1.0	dB
	Gain Rolloff	<30MHz, V_O = 1.0V_{PP}	0.1	0.3	0.5	0.5	dB
	Linear Phase Deviation	<30MHz, V_O = 1.0V_{PP}	0.2	0.4	0.6	0.6	deg
	Differential Gain	NTSC, R_L = 150Ω	0.03	0.08	–	–	%
	Differential Phase	NTSC, R_L = 150Ω	0.06	0.1	–	–	deg
Time Domain Response							
	Rise and Fall Time	2V Step	5.0	6.5	7.0	7.7	ns
	Settling Time to 0.05%	2V Step	20	30	44	67	ns
	Overshoot	2V Step	14	17	18	19	%
	Slew Rate	2V Step	410	310	240	225	V/µs
Distortion And Noise Response							
	2nd Harmonic Distortion	2V_{PP}, 1MHz	−73	–	–	–	dBc
		2V_{PP}, 1MHz; R_L = 1kΩ	−92	–	–	–	dBc
		2V_{PP}, 5MHz	−69	−58	−56	−56	dBc
	3rd Harmonic Distortion	2V_{PP}, 1MHz	−92	–	–	–	dBc
		2V_{PP}, 1MHz; R_L = 1kΩ	−96	–	–	–	dBc
		2V_{PP}, 5MHz	−72	−66	−65	−65	dBc
	Equivalent Input noise						

±5 Electrical Characteristics (Continued)

(A$_V$ = +2, R$_L$ = 100Ω, V$_{CC}$ = ±5V, unless specified)

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Distortion And Noise Response							
	Voltage (e$_{ni}$)	>1MHz	4.9	5.9	6.4	6.4	nV/$\sqrt{Hz}$
	Non-Inverting Current (i$_{bn}$)	>1MHz	6.6	8.5	9.3	9.0	pA/$\sqrt{Hz}$
	Inverting Current (i$_{bi}$)	>1MHz	11.1	14.7	15.8	15.8	pA/$\sqrt{Hz}$
	Crosstalk (Input Referred)	10MHz, 1V$_{PP}$	−54	-	-	-	dB
	Crosstalk, all Hostile (input referred)	10MHz, 1V$_{PP}$	−52	-	-	-	dB
Static, DC Performance							
	Input Offset Voltage		7	30	35	35	mV
	Average Drift		80	-	-	-	μV/°C
	Input Bias Current (Non-Inverting)		5	18	25	25	μA
	Average Drift		40	-	-	-	nA/°C
	Gain Accuracy		±0.3	±1.5	±2.0	±2.0	%
	Internal Resistors (R$_f$, R$_g$)		1000	±20%	±26%	±30%	Ω
	Power Supply Rejection Ratio	DC	48	45	43	43	dB
	Common Mode Rejection Ratio	DC	44	41	39	39	dB
	Supply Current (per amplifier)	R$_L$ = ∞	3.2	3.8	4.0	4.0	mA
Miscellaneous Performance							
	Input Resistance (Non-inverting)		1.1	0.63	0.57	0.57	MΩ
	Input Capacitance (Non-Inverting)		1.9	2.85	2.85	2.85	pF
	Common Mode Input Range		±4.2	±4.1	±4.1	±4.0	V
	Output Voltage Range	R$_L$ = 100Ω	±3.8	±3.6	±3.6	±3.5	V
	Output Voltage Range	R$_L$ = ∞	±4.0	±3.8	±3.8	±3.7	V
	Output Current (Note 4)		130	100	80	50	mA
	Output Resistance, Closed Loop	DC	400	600	600	600	mΩ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Note 3: AJ-level: spec. is 100% tested at +25°C.

Note 4: The short circuit current can exceed the maximum safe output current

Note 5: V$_S$ = V$_{CC}$ − V$_{EE}$

# +5V Typical Performance Characteristics

Frequency Response


DS015005-4

Frequency Response vs. R_L


DS015005-5

Gain Flatness & Linear Phase

DS015005-6

Frequency Response vs. V_O ($A_V = 2$)

DS015005-7

Frequency Response vs. V_O ($A_V = 1$)

DS015005-8

**Frequency Response vs. V_O ($A_V = -1$)**

DS015005-9

# +5V Typical Performance Characteristics (Continued)

PSRR & CMRR

DS015005-10

Equivalent Input Noise

DS015005-11

2nd & 3rd Harmonic Distortion

DS015005-12

2nd & 3rd Harmonic Distortion, R_L = 25Ω

DS015005-13

2nd & 3rd Harmonic Distortion, R_L = 100Ω

DS015005-14

2nd & 3rd Harmonic Distortion, R_L = 1kΩ


DS015005-15

+5V Typical Performance Characteristics (Continued)

Large & Small Signal Pulse Response

Output Voltage (0.05V/div)

Large Signal

Small Signal

Time (10ns/div)

DS015005-16

Output Impedance vs. Frequency

Output Impedance (Ω)

Frequency (Hz)

DS015005-17

I_{BN}, V_{IO} vs. Temperature

Offset Voltage V_{IO} (mV)

I_{BN} (µA)

I_{BN}

V_{IO}

Temperature (°C)

DS015005-18

±5V Typical Performance Characteristics (A_V = +2, RL = 100Ω, V_{CC} = ±5V, unless specified)

Frequency Response

Normalized Magnitude (1dB/div)

Phase (deg)

V_o = 1.0V_{pp}

A_v = +1

A_v = -1

Gain

Phase

A_v = +2

Frequency (Hz)

DS015005-19

Frequency Response vs. R_L

Magnitude (1dB/div)

Phase (deg)

V_o = 1.0V_{pp}

Gain

Phase

R_L = 1kΩ

R_L = 100Ω

R_L = 25Ω

Frequency (Hz)

DS015005-20

±5V Typical Performance Characteristics (A_V = +2, RL = 100Ω, V_{CC} = ±5V, unless specified) (Continued)

Gain Flatness & Linear Phase


DS015005-21

Frequency Response vs. V_O (A_V = 2)

DS015005-22

Frequency Response vs. V_O (A_V = 1)

DS015005-23

Frequency Response vs. V_O (A_V = −1)

DS015005-24

**Large & Small Signal Pulse Response**


DS015005-25

Differential Gain and Phase

DS015005-26

±5V Typical Performance Characteristics $(A_V = +2, RL = 100\Omega, V_{CC} = \pm5V,$ unless specified) (Continued)

2nd & 3rd Harmonic Distortion vs. Frequency

DS015005-27

2nd & 3rd Harmonic Distortion, $R_L = 25\Omega$

DS015005-28

2nd & 3rd Harmonic Distortion, $R_L = 100\Omega$

DS015005-29

2nd & 3rd Harmonic Distortion, $R_L = 1k\Omega$

DS015005-30

Short Term Settling Time

DS015005-31

Long Term Settling Time

DS015005-32

±5V Typical Performance Characteristics $(A_V = +2, RL = 100\Omega, V_{CC} = \pm 5V$, unless specified) (Continued)

I_{BN}, V_{OS} vs. Temperature


DS015005-33

Channel Matching

DS015005-34

All Hostile Crosstalk

DS015005-35

Pulse Crosstalk

DS015005-36

Application Division

CLC5633 Operation

The CLC5633 is a current feedback buffer fabricated in an advanced complementary bipolar process. The CLC5633 operates from a single 5V supply or dual ±5V supplies. Operating from a single 5V supply, the CLC5633 has the following features:

- Gains of +1, −1, and 2V/V are achievable without external resistors
- Provides 100mA of output current while consuming only 15mW of power
- Offers low −84/−95dBc 2nd and 3rd harmonic distortion
- Provides BW>90MHz and 1MHz distortion <−70dBc at $V_O = 2V_{PP}$

The CLC5633 performance is further enhanced in ±5V supply applications as indicated in the ±5V Electrical Characteristics table and ±5V Typical Performance plots.

If gains other than +1, −1, or +2V/V are required, then the CLC5633 can be used. The CLC5602 is a current feedback amplifier with near identical performance and allows for external feedback and gain setting resistors.

Current Feedback Amplifiers

Some of the key features of current feedback technology are:

- Independence of AC bandwidth and voltage gain
- Inherently stable at unity gain
- Adjustable frequency response with feedback resistor
- High slew rate
- Fast settling

Current feedback operation can be described using a simple equation. The voltage gain for a non-inverting or inverting current feedback amplifier is approximated by Equation 1.

$$\frac{V_o}{V_{in}} = \frac{A_v}{1 + \dfrac{R_f}{Z(j\omega)}}$$

(1)

where:

- A_V is the closed loop DC voltage gain
- R_f is the feedback resistor

Application Division (Continued)

- $Z(j\omega)$ is the CLC5633's open loop transimpedance gain
- $Z(j\omega)/R_f$ is the loop gain

The denominator of Equation 1 is approximately equal to 1 at low frequencies. Near the –3dB corner frequency, the interaction between R_f and $Z(j\omega)$ dominates the circuit performance. The value of the feedback resistor has a large affect on the circuits performance. Increasing R_f has the following affects:

- Decreases loop gain
- Decreases bandwidth
- Reduces gain peaking
- Lowers pulse response overshoot
- Affects frequency response phase linearity

CLC5633 Design Information

Closed Loop Gain Selection

The CLC5633 is a current feedback op amp with $R_f = R_g = 1k\Omega$ on chip (in the package). Select from three closed loop gains without using any external gain or feedback resistors. Implement gains of +2, +1, and –1V/V by connecting pins 5 and 6 (or 9 and 10, or 12 and 13) as described in the chart below.

Gain A_V	Input Connections	
	Non-Inverting (pins 5, 10, & 12)	Inverting (pins 6, 9, & 13)
–1V/V	ground	input signal
+1V/V	input signal	NC (open)
+2V/V	input signal	ground

The gain accuracy of the CLC5633 is excellent and stable over temperature change. The internal gain setting resistors, R_f and R_g are diffused silicon resistors with a process variation of ±20% and a temperature coefficient of –2000ppm/°C. Although their absolute values change with processing and temperature, their ratio (R_f/R_g) remains constant. If an external resistor is used in series with R_g, gain accuracy over temperature will suffer.

Single Supply Operation (V_{CC}=+5V, V_{EE}=GND)

The specifications given in the **+5V Electrical Characteristics** table for single supply operation are measured with a common mode voltage (V_{cm}) of 2.5V. V_{cm} is the voltage around which the inputs are applied and the output voltages are specified.

Operating from a single +5V supply, the Common Mode Input Range (CMIR) of the CLC5633 is typically +0.8V to +4.2V. The typical output range with R_L=100Ω is +1.0V to +4.0V.

For single supply DC coupled operation, keep input signal levels above 0.8V DC, AC coupling and level shifting the signal are recommended. The non-inverting and inverting configurations for both input conditions are illustrated in the following 2 sections.

DC Coupled Single Supply Operation

Figure 1, *Figure 2*, and *Figure 3* on the following page, show the recommended configurations for input signals that remain above 0.8V DC. Note: R_b provides DC bias for the non-inverting input. R_b, R_L and R_t are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 and 3 not shown.

Note: R_b provides DC bias for the non-inverting input. R_b, R_L and R_t are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 and 3 not shown.

Select R_t to yield desired $R_{in} = R_t || R_g$, where $R_g = 1k\Omega$.

DS015005-39

FIGURE 1. DC Coupled, A_V = –1V/V Configuration

Note: R_t and R_L are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 and 3 not shown.

DS015005-40

FIGURE 2. DC Coupled, A_V = +1V/V Configuration

Note: R_t and R_L and R_g are tied to V_{cm} for minimum power consumption and maximum output swing. Channel 2 and 3 not shown.

DS015005-41

FIGURE 3. DC Coupled, A_V = +2V/V Configuration

AC Coupled Single Supply Operation

Figure 4, *Figure 5*, and *Figure 6* show possible non-inverting and inverting configurations for input signals that go below 0.8V DC.

12

Application Division (Continued)

Note: Channel 2 and 3 not shown.

$V_o = -V_{in} + 2.5$
Low frequency cutoff $= \dfrac{1}{2\pi R_g C_C}$,
where $R_g = 1k\Omega$.

DS015005-42

**FIGURE 4. AC Coupled, A_V = −1V/V Configuration**

The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to $V_{CC} \div 2 = 2.5V$ (For V_{CC} = +5V).

Note: Channel 2 and 3 not shown.

$V_o = 2V_{in} + 2.5$
Low frequency cutoff $= \dfrac{1}{2\pi R_{in} C_C}$,
where $R_{in} = \dfrac{R}{2}$ $R \gg R_{source}$

DS015005-43

FIGURE 5. AC Coupled, A_V = +1V/V Configuration

Note: Channel 2 and 3 not shown.

$V_o = 2V_{in} + 2.5$
Low frequency cutoff $= \dfrac{1}{2\pi R_{in} C_C}$,
where $R_{in} = \dfrac{R}{2}$ $R \gg R_{source}$

DS015005-44

FIGURE 6. AC Coupled, A_V = +2V/V Configuration

Dual Supply Operation

The CLC5633 operates on dual supplies as well as signal supplies. The non-inverting and inverting configurations are shown in *Figure 7*, *Figure 8*, and *Figure 9*.

Note: R_b provides DC bias for the non-inverting input. Select R_t to yield desired $R_{in} = R_t || 1k\Omega$. Channel 2 and 3 not shown.

DS015005-45

FIGURE 7. Dual Supply, A_V = −1V/V Configuration

Note: Channel 2 and 3 not shown.

DS015005-46

FIGURE 8. Dual Supply, A_V = +1V/V Configuration

Note: Channel 2 and 3 not shown.

DS015005-47

**FIGURE 9. Dual Supply, A_V= + 2V/V Configuration**

Load Termination

The CLC5633 can source and sink near equal amounts of current. For optimum performance, the load should be tied to V_{CM}.

Application Division (Continued)

Driving Cables and Capacitive Loads

When driving cables, double termination is used to prevent reflections. For capacitive load applications, a small series resistor at the output of the CLC5633 will improve stability and settling performance. The *Frequency Response vs. CL* plot, shown below in *Figure 10*, gives the recommended series resistance value for optimum flatness at various capacitive loads.

$V_o = 1V_{pp}$

$C_L = 10pF$
$R_s = 49.9\Omega$

$C_L = 100pF$
$R_s = 21\Omega$

$C_L = 1000pF$
$R_s = 6.7\Omega$

DS015005-48

FIGURE 10. Frequency Response vs. CL

Transmission Line Matching

One method for matching the characteristic impedance (Z_o) of a transmission line or cable is to place the appropriate resistor at the input or output of the amplifier. *Figure 11* shows typical inverting and non-inverting circuit configurations for matching transmission lines.

Non-Inverting gain applications:

• Connect pin 2 as indicated in the table in the **Closed Loop Gain Selection** section.

• Make R_1, R_2, R_6, and R_7 equal to Z_O.

• Use R_3 to isolate the amplifier from reactive loading caused by the transmission line, or by parasitics.

Inverting gain applications:

• Connect R_3 directly to ground.

• Make the resistors R_4, R_6, and R_7 equal to Z_O.

• Make $R_5 \| R_g = Z_O$.

The input and output matching resistors attenuate the signal by a factor of 2, therefore additional gain is needed. Use C_6 to match the output transmission line over a greater frequency range. C_6 compensates for the increase of the amplifier's output impedance with frequency.

Note: Channel 2 and 3 not shown.

DS015005-49

FIGURE 11. Transmission Line Matching

Power Dissipation

Follow these steps to determine the power consumption of the CLC5633:

1. Calculate the quiescent (no-load) power: $P_{amp} = I_{CC} (V_{CC} - V_{EE})$

2. Calculate the RMS power at the output stage: $P_O = (V_{CC} - V_{LOAD})(I_{LOAD})$, where V_{load} and I_{load} are the RMS voltage and current across the external load.

3. Calculate the total RMS power: $P_t = P_{amp} + P_O$

The maximum power that the DIP and SOIC, packages can dissipate at a given temperature is illustrated in *Figure 12*. The power derating curve for any CLC5633 package can be derived by utilizing the following equation:

$$\frac{(150° - T_{amb})}{\theta_{JA}}$$

where

T_{amb} = Ambient temperature (˚C)

θ_{JA} = Thermal resistance, from junction to ambient, for a given package (˚C/W)

DS015005-51

FIGURE 12. Power Derating Curve

Application Division (Continued)

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the CLC5633 (CLC730075-DIP, CLC730074-SOIC) and suggests their use as a guide for high frequency layout and as an aid for device testing and characterization.

General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF tantalum and 0.1µF ceramic capacitors on both supplies.
- Place the 6.8µF capacitors within 0.75 inches of the power pins.
- Place the 0.1µF capacitors less than 0.1 inches from the power pins.
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance.
- Use flush-mount printed circuit board pins for prototyping, never use high profile DIP sockets.

Evaluation Board Information

A data sheet is available for the CLC730075/CLC730074 evaluation boards. The evaluation board data sheets provide:

- Evaluation board schematics
- Evaluation board layouts
- General information about the boards

The evaluation boards are designed to accommodate dual supplies. The boards can be modified to provide single supply operation. For best performance; 1) do not connect the unused supply, 2) ground the unused supply pin.

Special Evaluation Board

Considerations for the CLC5633

To optimize off-isolation of the CLC5633, cut the R_f trace on both the CLC730074 and the CLC730075 evaluation boards. This cut minimizes capacitive feedthrough between the input and the output.

SPICE Models

SPICE models provide a means to evaluate amplifier designs. Free SPICE models are available for National's monolithic amplifiers that:

- Support Berkeley SPICE 2G and its many derivatives

- Reproduce typical DC, AC, Transient, and Noise performance
- Support room temperature simulations

The **readme** file that accompanies the diskette lists released models, and provides a list of modeled parameters. The application note OA-18, Simulation SPICE Models for National's Op Amps, contains schematics and a reproduction of the readme file.

Application Circuits

Single Supply Cable Driver

Figure 13 below shows the CLC5633 driving 10m of 75Ω coaxial cable. The CLC5633 is set for a gain of +2V/V to compensate for the divide-by-two voltage drop at V_O. The response after 10m of cable is illustrated in *Figure 14*.


FIGURE 13. Single Supply Cable Driver

FIGURE 14. Response After 10m of Cable

Physical Dimensions inches (millimeters) unless otherwise noted

0.335 − 0.344
(8.509 − 8.738)

14 13 12 11 10 9 8

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020 × 45°
(0.254 − 0.508)

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203)
TYP

0.014 − 0.020 TYP
(0.356 − 0.508)

M14A (REV H)

14-Pin SOIC
NSC Package Number M14A

0.346 − 0.362
(8.788 − 9.195)

14 13 12 11 10 9 8

0.394 − 0.419
(10.01 − 10.64)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

0.027
(0.686)

0.291 − 0.299
(7.391 − 7.595)

0.017 × 45°
(0.432)

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

8° MAX TYP
ALL LEADS

0.004
(0.102)
ALL LEAD
TIPS

0.030 − 0.050
(0.762 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

0.037 − 0.044
(0.940 − 1.118)

SEATING
PLANE

0.050
(1.270)
TYP

0.014 − 0.019 TYP
(0.356 − 0.483)

M14B (REV D)

14-Pin SOIC
NSC Package Number M14B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.740 − 0.770
(18.80 − 19.56)

0.090
(2.286)

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1
IDENT

0.092
(2.337) DIA

0.030 MAX
(0.762) DEPTH

OPTION 1

INDEX
AREA

PIN NO. 1
IDENT

OPTION 02

0.135 ± 0.005
(3.429 ± 0.127)

0.145 − 0.200
(3.683 − 5.080)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.020
(0.508) MIN

0.125 − 0.150
(3.175 − 3.810)

0.014 − 0.023
(0.356 − 0.584) TYP

0.050 ± 0.010
(1.270 − 0.254) TYP

0.075 ± 0.015
(1.905 ± 0.381)

90° ± 4° TYP

0.100 ± 0.010
(2.540 ± 0.254) TYP

0.300 − 0.320
(7.620 − 8.128)

0.065
(1.651)

95° ± 5°

0.008 − 0.016
(0.203 − 0.406) TYP

0.280
(7.112) MIN

0.325 +0.040 −0.015
(8.255 +1.016 −0.381)

N14A (REV F)

14-Pin MDIP
NSC Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.