

CLC5623

Triple, High Output, Video Amplifier

General Description

The CLC5623 has a new output stage that delivers high output drive current (130mA), but consumes minimal quiescent supply current (3.0mA/ch) from a single 5V supply. Its current feedback architecture, fabricated in an advanced complementary bipolar process, maintains consistent performance over a wide range of gains and signal levels, and has a linear phase response up to one half of the -3dB frequency.

The CLC5623 offers 0.1dB gain flatness to 15MHz and differential gain and phase errors of 0.06% and 0.06° . These features are ideal for professional and consumer video applications.

The CLC5623 offers superior dynamic performance with a 148MHz small-signal bandwidth, $370\text{V}/\mu\text{s}$ slew rate and 4.4ns rise/fall times ($2V_{\text{STEP}}$). The combination of low quiescent power, high output current drive, and high speed performance make the CLC5623 well suited for many battery powered personal communication/computing systems.

The ability to drive low impedance, high capacitive loads, with minimum distortion, makes the CLC5623 ideal for cable applications. The CLC5623 will drive a 100Ω load with only $-78/-94\text{dBc}$ second/third harmonic distortion ($A_V = +2$, $V_{\text{OUT}} = 2V_{\text{PP}}$ $f = 1\text{MHz}$). With a 25Ω load, and the same conditions, it produces only $-82/-96\text{dBc}$ second/third harmonic distortion.

The CLC5623 can also be used for driving differential-input step-up transformers for applications such as Asynchronous Digital Subscriber Lines (ADSL) or High-Bit-Rate Digital Subscriber Lines (HDSL).

When driving the input of high resolution A/D converters, the CLC5623 provides excellent $-86/-96\text{dBc}$ second/third harmonic distortion ($A_V = +2$, $V_{\text{OUT}} = 2V_{\text{PP}}$ $f = 1\text{MHz}$, $R_L = 1\text{k}\Omega$) and fast settling time.

Features


- 130mA output current

- 0.06%, 0.06° differential gain, phase
- 3.0mA/ch supply current
- 148MHz bandwidth ($A_V = +2$)
- $-86/-96\text{dBc}$ HD2/HD3 (1MHz)
- 18ns settling to 0.05%
- $370\text{V}/\mu\text{s}$ slew rate
- Stable for capacitive loads up to 1000pf
- Single 5V or $\pm 5\text{V}$ supplies

Applications


- Video line driver
- ADSL/HDSL driver
- Coaxial cable driver
- UTP differential line driver
- Transformer/coil driver
- High capacitive load driver
- Portable/battery powered applications
- Differential A/D driver

Maximum Output Voltage vs. R_L




DS015004-1

Connection Diagram



Pinout
DIP & SOIC

Typical Application



DS015004-2

Single Supply Cable Driver

Ordering Information

Package	Temperature Range Industrial	Part Number	Package Marking	NSC Drawing
14-pin plastic DIP	-40°C to +85°C	CLC5623IN	CLC5623IN	N14A
14-pin plastic SOIC	-40°C to +85°C	CLC5623IM	CLC5623IM	M14A, B
		CLC5623IMX	CLC5623IM	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ($V_{CC}-V_{EE}$)	+14V
Output Current (Note 4)	140mA
Common-Mode Input Voltage	V_{EE} to V_{CC}
Maximum Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C

Lead Temperature (soldering 10 sec)

+300°C

Operating Ratings

Thermal Resistance		
Package	(θ_{JC})	(θ_{JA})
MDIP	60°C/W	110°C/W
SOIC	55°C/W	125°C/W

+5 Electrical Characteristics

($A_V = +2$, $R_f = 750\Omega$, $R_i = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified)

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Ambient Temperature		CLC5623IN	+25°C	+25°C	0 to 70°C	-40 to 85°C	
Frequency Domain Response							
	-3dB Bandwidth	$V_O = 1.5V_{PP}$	107	85	75	75	MHz
	-0.1dB Bandwidth	$V_O = 0.5V_{PP}$	14	13	10	10	MHz
	Gain Peaking	<200MHz, $V_O = 0.5V_{PP}$	0	0.5	0.9	0.9	dB
	Gain Rolloff	<30MHz, $V_O = 0.5V_{PP}$	0.3	0.7	0.8	0.8	dB
	Linear Phase Deviation	<30MHz, $V_O = 0.5V_{PP}$	1.0	2.0	2.4	2.4	deg
	Differential Gain	NTSC, $R_L = 150\Omega$ to -1V	0.03				%
	Differential Phase	NTSC, $R_L = 150\Omega$ to -1V	0.08				deg
Time Domain Response							
	Rise and Fall Time	2V Step	4.5	6.0	6.4	6.8	ns
	Settling Time to 0.05%	1V Step	17	25	40	60	ns
	Overshoot	2V Step	11	15	18	18	%
	Slew Rate	2V Step	280	195	165	150	V/ μ s
Distortion And Noise Response							
	2nd Harmonic Distortion	2V _{PP} , 1MHz	-76	-	-	-	dBc
		2V _{PP} , 1MHz; $R_L = 1K\Omega$	-85	-	-	-	dBc
		2V _{PP} , 5MHz	-63	-58	-56	-56	dBc
	3rd Harmonic Distortion	2V _{PP} , 1MHz	-88	-	-	-	dBc
		2V _{PP} , 1MHz; $R_L = 1K\Omega$	-96	-	-	-	dBc
		2V _{PP} , 5MHz	-65	-62	-60	-60	dBc
	Equivalent Input Noise						
	voltage (e_{ni})	>1MHz	4.9	5.9	6.4	6.4	nV/ \sqrt{Hz}
	non-inverting current (i_{bn})	>1MHz	6.6	8.5	9.3	9.3	pA/ \sqrt{Hz}
	inverting current (i_{bn})	>1MHz	11.1	14.7	15.8	15.8	pA/ \sqrt{Hz}
	Crosstalk (Input Referred)	10MHz, 1V _{PP}	-51	-	-	-	dB
	Crosstalk, All Hostile (Input Referred)	10MHz, 1V _{PP}	-49	-	-	-	dB
Static, DC Performance							
	Input Offset Voltage (Note 3)		1	4	6	6	mV
	Average Drift		8	-	-	-	μ V/°C
	Input Bias Current (Non-Inverting) (Note 3)		6	18	22	24	μ A
	Average Drift		40	-	-	-	nA/°C
	Input Bias Current (Inverting) (Note 3)		6	14	16	17	μ A

+5 Electrical Characteristics (Continued)

($A_V = +2$, $R_f = 750\Omega$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified)

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Static, DC Performance							
	Average Drift		25	-	-	-	nA/°C
	Power Supply Rejection Ratio	DC	48	45	43	43	dB
	Common Mode Rejection Ratio	DC	45	43	41	41	dB
	Supply Current (Note 3)	$R_L = \infty$	3.0	3.4	3.6	3.6	mA
Miscellaneous Performance							
	Input Resistance (Non-Inverting)		0.86	0.50	0.45	0.45	MΩ
	Input Capacitance (Non-Inverting)		1.8	2.75	2.75	2.75	pF
	Input Voltage Range, High		4.2	4.1	4.1	4.0	V
	Input Voltage Range, Low		0.8	0.9	0.9	1.0	V
	Output Voltage Range, High	$R_L = 100\Omega$	4.0	3.9	3.9	3.8	V
	Output Voltage Range, Low	$R_L = 100\Omega$	1.0	1.1	1.1	1.2	V
	Output Voltage Range, High	$R_L = \infty$	4.1	4.0	4.0	3.9	V
	Output Voltage Range, Low	$R_L = \infty$	0.9	1.0	1.0	1.1	V
	Output Current (Note 4)		100	80	65	40	mA
	Output Resistance, Closed Loop	DC	70	105	105	140	mΩ

±5 Electrical Characteristics

($A_V = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_{CC} = \pm 5V$, unless specified).

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)			Units
Ambient Temperature		CLC5623IN	+25°C	+25°C	0 to 70°C	-40 to 85°C	
Frequency Domain Response							
	-3dB Bandwidth	$V_O = 1.5V_{PP}$	148	110	105	85	MHz
		$V_O = 4.0V_{PP}$	72	55	52	52	MHz
	-0.1dB Bandwidth	$V_O = 1.0V_{PP}$	15	12	9	9	MHz
	Gain Peaking	<200MHz, $V_O = 1.0V_{PP}$	0	0.5	0.9	1.3	dB
	Gain Rolloff	<30MHz, $V_O = 1.0V_{PP}$	0.1	0.3	0.5	0.5	dB
	Linear Phase Deviation	<30MHz, $V_O = 1.0V_{PP}$	0.08	1.6	2.0	2.0	deg
	Differential Gain	NTSC, $R_L = 150\Omega$	0.06	0.12	-	-	%
	Differential Phase	NTSC, $R_L = 150\Omega$	0.06	0.1			deg
Time Domain Response							
	Rise and Fall Time	2V Step	4.4	5.8	6.2	6.8	ns
	Settling Time to 0.05%	2V Step	18	25	40	60	ns
	Overshoot	2V Step	19	21	23	24	%
	Slew Rate	2V Step	370	280	260	240	V/μs
Distortion And Noise Response							
	2nd Harmonic Distortion	2V _{PP} , 1MHz	-78	-	-	-	dBc
		2V _{PP} , 1MHz; $R_L = 1K\Omega$	-86	-	-	-	dBc
		2V _{PP} , 5MHz	-65	-60	-58	-58	dBc
	3rd Harmonic Distortion	2V _{PP} , 1MHz	-94	-	-	-	dBc
		2V _{PP} , 1MHz; $R_L = 1K\Omega$	-96	-	-	-	dBc
		2V _{PP} , 5MHz	-73	-60	-58	-58	dBc
	Equivalent Input Noise						
	Voltage (e_{ni})	>1MHz	4.9	5.9	6.4	6.4	nV/√Hz

±5 Electrical Characteristics (Continued)(A_V = +2, R_f = 1kΩ (PDIP), R_f = 750Ω (SOIC), R_L = 100Ω, V_{CC} = ±5V, unless specified).

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)				Units
Distortion And Noise Response								
	Non-Inverting Current (i _{bn})	>1MHz	6.6	8.5	9.3	9.3	pA/√Hz	
	Inverting Current (i _{bn})	>1MHz	11.1	14.7	15.8	15.8	pA/√Hz	
	Crosstalk (Input Referred)	10MHz, 1V _{PP}	-51	-	-	-	dB	
	Crosstalk, All Hostile (Input Referred)	10MHz, 1V _{PP}	-49	-	-	-	dB	
Static, DC Performance								
	Input Offset Voltage		1	6	7	8	mV	
	Average Drift		10	-	-	-	μV/°C	
	Input Bias Current (Non-Inverting)		8	18	23	25	μA	
	Average Drift		40	-	-	-	nA/°C	
	Input Bias Current (Inverting)		9	24	28	28	μA	
	Average Drift		30	-	-	-	nA/°C	
	Power Supply Rejection Ratio	DC	48	45	43	43	dB	
	Common Mode Rejection Ratio	DC	47	43	41	41	dB	
	Supply Current	R _L = ∞	3.2	3.8	4.0	4.0	mA	
Miscellaneous Performance								
	Input Resistance (Non-Inverting)		0.88	0.52	0.47	0.47	MΩ	
	Input Capacitance (Non-Inverting)		1.45	2.15	2.15	2.15	pF	
	Common-Mode Rejection Ratio		±4.2	±4.1	±4.1	±4.0	V	
	Output Voltage Range	R _L = 100Ω	±3.8	±3.6	±3.6	±3.5	V	
	Output Voltage Range,	R _L = ∞	±4.0	±3.8	±3.8	±3.7	V	
	Output Current		130	100	80	50	mA	
	Output Resistance, Closed Loop	DC	60	90	90	120	mΩ	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: AJ-level: spec. is 100% tested at +25°C.

Note 4: The short circuit current can exceed the maximum safe output current

Note 5: V_S = V_{CC} - V_{EE}


Typical Performance Characteristics ($A_v = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified).

Frequency Response




DS015004-4

Inverting Frequency Response




DS015004-5

Frequency Response vs. R_L




DS015004-6

Frequency Response vs. V_o




DS015004-7

Gain Flatness and Linear Phase



DS015004-8


Open Loop Transimpedance Gain, $Z(s)$



DS015004-9


Typical Performance Characteristics ($A_V = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified). (Continued)

PSRR and CMRR




DS015004-10

Equivalent Input Noise




DS015004-11

2nd & 3rd Harmonic Distortion




DS015004-12

2nd & 3rd Harmonic Distortion, $R_L = 25\Omega$




DS015004-13

2nd & 3rd Harmonic Distortion, $R_L = 100\Omega$



DS015004-14


2nd & 3rd Harmonic Distortion, $R_L = 1k\Omega$



DS015004-15


Typical Performance Characteristics ($A_V = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified). (Continued)

Large & Small Pulse Response




DS015004-16

Output Impedance vs. Frequency




DS015004-17

I_{BI} , I_{BN} , V_{IO} vs. Temperature




DS015004-18

Frequency Response




DS015004-19

Inverting Frequency Response



DS015004-20


Frequency Response vs. R_L



DS015004-21


Typical Performance Characteristics ($A_v = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified). (Continued)

Frequency Response vs. V_O




DS015004-22

Gain Flatness & Linear Phase




DS015004-23

Small Signal Pulse Response




DS015004-24

Large Signal Pulse Response




DS015004-25

Differential Gain & Phase



DS015004-26


2nd & 3rd Harmonic Distortion



DS015004-27


Typical Performance Characteristics ($A_V = +2$, $R_f = 1k\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified). (Continued)

2nd & 3rd Harmonic Distortion, $R_L = 25\Omega$




DS015004-28

2nd & 3rd Harmonic Distortion, $R_L = 100\Omega$




DS015004-29

2nd & 3rd Harmonic Distortion, $R_L = 1k\Omega$




DS015004-30

Short Term Settling Time




DS015004-31

Long Term Settling Time



DS015004-32

I_{BI} , I_{BN} , V_{OS} vs. Temperature




DS015004-33


Typical Performance Characteristics

($A_V = +2$, $R_f = 1\text{k}\Omega$ (PDIP), $R_f = 750\Omega$ (SOIC), $R_L = 100\Omega$, $V_S = +5V^1$, $V_{CM} = V_{EE} + (V_S/2)$, R_L tied to V_{CM} , unless specified). (Continued)


Channel Matching



Input Referred Crosstalk



Pulse Crosstalk



Application Division

CLC5623 Operation

The CLC5623 is a current feedback amplifier fabricated in an advanced complementary bipolar process. The CLC5623 operates from a single 5V supply or dual $\pm 5V$ supplies. Operating from a single supply, the CLC5623 has the following features:

- Provides 100mA of output current while consuming 15mW of power
- Offers low -85/-96dB 2nd & 3rd harmonic distortion
- Provides BW100MHz and 1MHz distortion $< -70\text{dBc}$ at $V_o = 2V_{pp}$

The CLC5623 performance is further enhanced in $\pm 5V$ supply applications as indicated in the **$\pm 5V$ Electrical Characteristics** table and **$\pm 5V$ Typical Performance** plots.

Current Feedback Amplifiers

Some of the key features of current feedback technology are:

- Independence of AC bandwidth and voltage gain
- Inherently stable at unity gain
- Adjustable frequency response with feedback resistor

- High slew rate
- Fast setting

Current feedback operation can be described using a simple equation. The voltage gain of a non-inverting or inverting current feedback amplifier is approximated by Equation 1.

$$\frac{V_o}{V_{in}} = \frac{A_V}{1 + \frac{R_f}{Z(j\omega)}} \quad (1)$$

where:

- A_V is the closed loop DC voltage gain
- R_f is the feedback resistor
- $Z(j\omega)$ is the CLC5623's open loop transimpedance gain
- $\frac{Z(j\omega)}{R_f}$ is the loop gain R_f

Application Division (Continued)

The denominator of Equation 1 is approximately equal to 1 at low frequencies. Near the -3dB corner frequency, the interaction between R_f and $Z(j\omega)$ dominates the circuit performance. The value of the feedback resistor has a large affect on the circuits performance. Increasing R_f has the following affects:

- Decreases loop gain
- Decreases bandwidth
- Reduces gain peaking
- Lowers pulse response overshoot
- Affects frequency response phase linearity

Refer to the **Feedback Resistor Selection** section for more details on selecting a feedback resistor value.

CLC5623 Design Information

Single Supply Operation ($V_{CC} = +5V$, $V_{EE} = GND$)

The specifications given in the operation are measured with a common mode voltage (V_{CM}) of 2.5V. V_{CM} is the voltage around which the inputs are applied and the output voltages are specified.

Operating from a single +5V supply, the Common Mode Input Range (CMIR) of the CLC5623 is typically +0.8V to +4.2V. The typical output range with $R_L = 100\Omega$ is +1.0V to +4.0V.

For single supply DC coupled operation, keep input signal levels above 0.8V DC. For input signals that drop below 0.8V DC, AC coupling and level shifting the signal are recommended. The non-inverting and inverting configurations for both input conditions are illustrated in the following 2 sections.

DC Coupled Single Supply Operation

Figure 1 and Figure 2 show the recommended non-inverting and inverting configurations for input signals that remain above 0.8V DC.




FIGURE 1. Non-Inverting Configuration




FIGURE 2. Inverting Configuration

AC Coupled Single Supply Operation

and show possible non-inverting and inverting configurations for input signals that go below 0.8V DC. The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-inverting input to $V_{CC} \div 2 = 2.5V$ (For $V_{CC} = +5V$).




FIGURE 3. AC Coupled Non-Inverting Configuration





FIGURE 4. AC Coupled Inverting Configuration

Application Division (Continued)


Dual Supply Operation

The CLC5623 operates on dual supplies as well as single supplies. The non-inverting and inverting configurations are shown in *Figure 5* and .



DS015004-43

FIGURE 5. Dual Supply Non-Inverting Configuration



DS015004-44

FIGURE 6. Dual Supply Inverting Configuration

Feedback Resistor Selection

The feedback resistor, R_f , affects the loop gain and frequency response of a current feedback amplifier. Optimum performance of the CLC5623, at a gain of $+2V/V$, is achieved with R_f equal to 750Ω for the SOIC package and $1k\Omega$ for the PDIP package. The frequency response plots in the Typical Performance sections illustrate the recommended R_f for several gains. These recommended values of R_f provide the maximum bandwidth with minimal peaking. Within limits, R_f can be adjusted to optimize the frequency response.

- Decrease R_f to peak frequency response and extend bandwidth
- Increase R_f to roll off frequency response and compress bandwidth

As a rule of thumb, if the recommended R_f is doubled, then the bandwidth will be cut in half.

Unity Gain Operation


The recommended R_f for unit gain ($+1V/V$) operation is 750Ω (for the PDIP package). R_g is left open. Parasitic capacitance at the inverting node may require a slight increase in R_f to maintain a flat frequency response.

Load Termination

The CLC5623 can source and sink near equal amounts of current. For optimum performance, the load should be tied to V_{CM} .

Additional parasitics and limitations on decoupling in the CLC5623IN combine to provide a lower level of performance than the CLC5623IM. The specifications in the Electrical Characteristics tables are based on the performance of the DIP package (CLC5623IN). For optimum performance, use the CLC5623IM (SOIC package). Proper supply decoupling and board layout are critical factors for obtaining optimum performance of the CLC5623IN. Board layout is less critical for the SOIC package. Use the evaluation boards as a guide to proper layout.

Figure 7 illustrates the frequency response versus output amplitude for the CLC5623IM. **Compare the Frequency Response vs. V_o** plot, in the $\pm 5V$ Typical Performance section, with *Figure 7*. Notice that gain flatness and bandwidth improve when the SOIC package is used.



DS015004-45

FIGURE 7. Frequency Response vs. V_o

Figure 8 illustrates the channel matching performance of the surface mount version of the CLC5623. Once again, the surface mount package performs better. If optimum performance is desired, use the surface mount version of the CLC5623.

Application Division (Continued)




FIGURE 8. Channel Matching Performance

Application Division (Continued)

Driving Cables and Capacitive Loads

When driving cables, double termination is used to prevent reflections. For capacitive load applications, a small series resistor at the output of the CLC5623 will improve stability and settling performance. The **Frequency Response vs. C_L** plot, shown below in *Figure 9*, gives the recommended series resistance value for optimum flatness at various capacitive loads.




FIGURE 9. Frequency Response vs. C_L

Transmission Line Matching

One method for matching the characteristic impedance (Z_0) of a transmission line or cable is to place the appropriate resistor at the input or output of the amplifier. *Figure 10* shows typical inverting and non-inverting circuit configurations for matching transmission lines.

Non-inverting gain applications:

- Connect R_g directly to ground.
- Make R_1 , R_2 , R_6 , and R_7 equal to Z_0 .
- Use R_3 to isolate the amplifier from reactive loading caused by the transmission line, or by parasitics.




FIGURE 10. Transmission Line Matching

Inverting gain applications:

- Connect R_3 directly to ground.
- Make the resistors R_4 , R_6 , and R_7 equal to Z_0 .
- Make $R_5 \parallel R_g = Z_0$.

The input and output matching resistors attenuate the signal by a factor of 2, therefore additional gain is needed. Use C_6 to match the output transmission line over a greater frequency range. C_6 compensates for the increase of the amplifier's output impedance with frequency.

Power Dissipation

Follow these steps to determine the power consumption of the CLC5623:

1. Calculate the quiescent (no-load) power: $P_{amp} = I_{CC}(V_{CC} - V_{EE})$
2. Calculate the RMS power at the output stage: $P_o = (V_{CC} - V_{load})(I_{load})$, where V_{load} and I_{load} are the RMS voltage and current across the external load.
3. Calculate the total RMS power: $P_t = P_{amp} + P_o$

The maximum power that the DIP and SOIC packages can dissipate at a given temperature is illustrated in *Figure 11*. The power derating curve for any CLC5623 package can be derived by utilizing the following equation:

$$\frac{(150^\circ - T_{amb})}{\theta_{JA}}$$

where

T_{amb} = Ambient temperature ($^\circ\text{C}$)

θ_{JA} Thermal resistance, from junction to ambient, for a given package ($^\circ\text{C/W}$)




FIGURE 11. Power Derating Curves

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the CLC5623 (CLC730075-DIP, CLC730074-SOIC) and suggests their use as a guide for high frequency layout and as an aid for device testing and characterization.

General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:

- Include 6.8 μF capacitors within a 0.1 μF ceramic capacitors on both supplies.
- Place the 6.8 μF capacitors within 0.75 inches of the power pins.
- Place the 0.1 μF capacitors less than 0.1 inches from the power pins.
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance.
- Minimize all trace lengths to reduce series inductances.
- Use flush-mount printed circuit board pins for prototyping, never use high profile DIP sockets.

Evaluation Board Information

A data sheet is available for the CLC730075/CLC730074 evaluation boards. The evaluation board data sheet provides:

- Evaluation board schematics
- Evaluation board layouts

Application Division (Continued)

- General information about the boards

The evaluation boards are designed to accommodate dual supplies. The boards can be modified to provide single supply operation. For best performance; 1) do not connect the unused supply, 2) ground the unused supply pin.

SPICE Models

SPICE models provide a means to evaluate amplifier designs. Free SPICE models are available for National's monolithic amplifiers that:

- Support Berkeley SPICE 2G and its many derivatives
- Reproduce typical DC, AC, Transient, and Noise performance
- Support room temperature simulations

The **readme** file that accompanies the diskette lists released models, and provides a list of modeled parameters. The application note OA-18, Simulation SPICE Models for National's Op Amps, contains schematics and a reproduction of the readme file.

Application Circuits

Single Supply Cable Driver

The typical application shown below shows one of the CLC5623 amplifiers driving 10m of 75Ω coaxial cable. The CLC5623 is set for a gain of +2V/V to compensate for the divide-by-two voltage drop at V_o .




FIGURE 12. Single Supply Cable Driver




FIGURE 13. Response After 10m of Cable

Single Supply Lowpass Filter

Figure 14 and Figure 15 illustrate a lowpass filter and design equations. The circuit operates from a single supply of +5V. The voltage divider biases the non-inverting input to 2.5V. And the input is AC coupled to prevent the need for level

shifting the input signal at the source. Use the design equations to determine R_1 , R_2 , C_1 , and C_2 based on the desired Q and corner frequency.




FIGURE 14. Lowpass Filter Topology

$$\text{Gain} = K = 1 + \frac{R_f}{R_g}$$

$$\text{Corner frequency} = \omega_c = \sqrt{\frac{1}{R_1 R_2 C_1 C_2}}$$

$$Q = \frac{1}{\sqrt{\frac{R_2 C_2}{R_1 C_1} + \frac{R_1 C_2}{R_2 C_1} + (1-K) \sqrt{\frac{R_1 C_1}{R_2 C_2}}}}$$

For $R_1 = R_2 = R$ and $C_1 = C_2 = C$

$$\omega_c = \frac{1}{RC}$$

$$Q = \frac{1}{(3-K)}$$

DS015004-54

FIGURE 15. Design Equations

This example illustrates a lowpass filter with $Q = 0.707$ and corner frequency $f_c = 10\text{MHz}$. A Q of 0.707 was chosen to achieve a maximally flat, Butterworth response. Figure 16 indicates the filter response.




FIGURE 16. Lowpass Response

DS015004-55

Application Division (Continued)

Differential Line Driver With Load Impedance Conversion

The circuit shown in the **Typical Application** schematic on the front page and in , operates as a differential line driver. The transformer converts the load impedance to a value that best matches the CLC5623's output capabilities. The single-ended input signal is converted to a differential signal by the CLC5623. The line's characteristic impedance is matched at both the input and the output. The schematic shows Unshielded Twisted Pair for the transmission line; other types of lines can also be driven.




FIGURE 17. Differential Line Driver With Load Impedance Conversion

Set up the CLC5623 as a difference amplifier:

$$\frac{V_d}{V_{in}} = 2 \cdot \left(1 + \frac{R_{f1}}{R_{g1}} \right) = 2 \cdot \frac{R_{f2}}{R_{g2}}$$

Make the best use of the CLC5623's output drive capability as follows:

$$R_m + R_{eq} = \frac{2 \cdot V_{max}}{I_{max}}$$

where R_{eq} is the transformed value of the load impedance, V_{max} is the Output Voltage Range, and I_{max} is the maximum Output Current.

Match the line's characteristic impedance.

$$R_L = Z_o$$

$$R_m = R_{eq}$$

$$n = \sqrt{\frac{R_L}{R_{eq}}}$$

Select the transformer so that it loads the line with a value very near Z_o over frequency range. The output impedance of the CLC5623 also affects the match. With an ideal transformer we obtain:

$$\text{Return Loss} = -20 \cdot \log_{10} \left| \frac{n^2 \cdot Z_{o(5623)}(j\omega)}{Z_o} \right|, \text{dB}$$

where $Z_{o(5623)}(j\omega)$ is the output impedance of the CLC5623 and $|Z_{o(5623)}(j\omega)| \ll R_m$.

The load voltage and current will fall in the ranges:

$$|V_o| \leq n \cdot V_{max}$$

$$|I_o| \leq \frac{I_{max}}{n}$$

The CLC5623's high output drive current and low distortion make it a good choice for this application.

Bandpass Filter

illustrates a low sensitivity bandpass filter and design equations. This topology utilizes the CLC5623's closely matched amplifiers to obtain low op amp sensitivity at high frequencies. The third CLC5623 is used as a buffer to obtain low output impedance. The overall circuit gain is unity. For additional gain, the third CLC5623 can be configured as a non-inverting amplifier.

To design the filter, choose C and then determine values for R and R_1 based on the desired resonant frequency (f_r) and Q factor.





FIGURE 18. Bandpass Filter Topology

Instrumentation Amplifier

An instrumentation circuit is shown on the front page and reproduced in . The DC CMRR can be fine tuned by adjusting R_1 .




Application Division (Continued)



DS015004-62




FIGURE 19. Instrumentation Amplifier

Physical Dimensions inches (millimeters) unless otherwise noted



M14A (REV H)


**14-Pin SOIC
NS Package Number M14A**



M14B (REV D)

**14-Pin SOIC
NS Package Number M14B**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**14-Pin MDIP
NS Package Number N14A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 **National Semiconductor Corporation**
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor Europe
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507