ADC12QS065 Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs

11 Bits (typ)



ADC12QS065

Quad 12-Bit 65 MSPS A/D Converter with LVDS **Serialized Outputs**

General Description

This is Preliminary Information for a product currently in development. ALL specifications are design targets and are subject to change.

The ADC12QS065 is a low power, high performance CMOS 4-channel analog-to-digital converter with LVDS serialized outputs. The ADC12QS065 digitizes signals to 12 bits resolution at sampling rates up to 65 MSPS while consuming a typical 200 mW/ADC from a single 3.0V supply. Sampled data is transformed into high speed serial LVDS output data streams. Clock and frame LVDS pairs aid in data capture. The ADC12QS065's six differential pairs transmit data over backplanes or cable and also make PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost.

No missing codes performance is guaranteed over the full operating temperature range. The pipeline ADC architecture achieves >11 Effective Bits over the entire Nyquist band at

The ADC12QS065 output pins can be put into a high impedance state. The serializer PLL can lock to frequencies between 20 MHz and 65 MHz.

When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power state where it typically consumes less than 3 mW total, and from which recovery is less than 5 ms. The ADC12QS065's speed, resolution and single supply operation makes it well suited for a variety of applications in ultrasound, imaging, video and communications. Operating over the industrial (-40°C to +85°C) temperature range, the ADC12QS065 is available in a 64 pin TQFP package.

Features

- Single +3.0V supply operation
- Internal sample-and-hold
- Internal reference
- Low power consumption
- Power down mode
- Clock and Data Frame Timing
- 780 Mbps serial LVDS data rate (at 65 MHz clock)
- LVDS serial output rated for 100 Ohm load

Key Specifications

■ Resolution	12 Bits
■ DNL	±0.3 LSB (typ)
■ SNR (f _{IN} = 10 MHz)	68.5 dB (typ)
■ SFDR (f _{IN} = 10 MHz)	85 dB (typ)
■ ENOB (at Nyquist)	11 Bits (typ)


■ Power Consumption

■ -- Operating, 65 MSPS, per ADC 200 mW (typ) ■ -- Power Down Mode < 3 mW (typ)

Applications

- Ultrasound
- Medical Imaging
- Communications
- Portable Instrumentation
- Digital Video


Connection Diagram




Ordering Information

Industrial (-40°C ≤ T _A ≤ +85°C)	Package
ADC12QS065CIVS	64 Pin TQFP
ADC12QS065EVAL	Evaluation Board

Block Diagram





20106802

Pin Descriptions

Pin No.	Symbol	Description
ANALOG I/O	1	
3	V _{IN} 1+	
7	V _{IN} 2+	Differential analog input pine With a 1 OV reference voltage the differential
10	V _{IN} 3+	Differential analog input pins. With a 1.0V reference voltage the differential
14	V _{IN} 4+	full-scale input signal level is 2.0 V _{P-P} with each input pin voltage centered on a
4	V _{IN} 1-	common mode voltage, V _{COM} . The negative input pins may be connected to
6	V _{IN} 2-	V _{COM} for single-ended operation, but a differential input signal is required for
11	V _{IN} 3-	best performance.
13	V _{IN} 4-	
24	V _{REF}	This pin is the reference select pin and the external reference input, used in conjunction with the INTREF pin. If the INTREF pin is set to V_A , this pin is used as an internal reference select. With $V_{\rm REF}=V_A$, the internal 1.0V reference is selected. With $V_{\rm REF}=AGND$, the internal 0.5V reference is selected. If the INTREF pin is set to AGND, then this pin is the input for an external reference. A voltage in the range of 0.8 to 1.2V may be applied to this pin. $V_{\rm REF}$ should be bypassed to AGND with a 1.0 μF capacitor when an external reference is used.
	VDEET40	Top ADC Reference. This pin has to be driven to 1.9V if REFPD is high.
59	VREFT12	If REFPD is low, bypass this pin with a 0.1 µF low ESR capacitor to AGND and
22	VREFT34	a 10 μF low ESR capacitor to VREFB.
58 23	VCOM12 VCOM34	This is an analog output which can be used as a common mode voltage for the inputs. It should be bypassed to AGND with a minimum of a 1.0 μ F low ESR capacitor in parallel with a 0.1 μ F capacitor. Pin 23 may also be used as a 1.5V temperature stable reference voltage.
60	VREFB12	Bottom ADC Reference. This pin has to be driven to 0.9V if REFPD is high.
21	VREFB34	If REFPD is low, bypass this pin with a 0.1 μF low ESR capacitor to AGND and a 10 μF low ESR capacitor to VREFT.
32,49	VREG	These are bypass pins for the internal 1.8V regulator. Each pin should be bypassed to AGND with a 1.0 µF capacitor
DIGITAL I/O	•	
		This pin acts as either a Non-Inverting Differential Clock input or a CMOS clock
55	CLK	input. If CLKB is used as the Inverting Clock input, CLK will act as the Non-Inverting Clock input. If CLKB is tied to AGND, CLK will act as a CMOS clock input. ADC power consumption will increase by about 40mW if a Differential Clock is used.
56	CLKB	Inverting Differential Clock input. If tied to AGND, CLK acts as a CMOS clock input.
57	INTREF	Internal reference enable input. When this pin is high, two internal reference choices are selectable through the $V_{\rm REF}$ pin. When this pin is low, an external reference must be applied to $V_{\rm REF}$ (pin 24).
31	DEN	Serial Data Output Enable. TTL level input. A low, puts the LVDS outputs in High-Impedance State.
25	PD	Power Down pin that, when high, puts the converter into the Power Down mode.
26	REFPD	With REFPD high, user must drive VREFT12, VREFT34 and VREFB12 & VREFB34 externally. With REFPD low, VREFT12, VREFT34 and VREFB12 & VREFB34 are driven internally.
46	DO1+	
	1 500	
44	DO2+	Contal Data Outside Name to continue LVDO 1991 10 1 1 1 1
	DO2+ DO3+	+ Serial Data Output. Non-inverting LVDS differential output.

Pin Description	ONS (Continued)	
Pin No.	Symbol	Description
47	DO1-	
45	DO2-	- Serial Data Output. Inverting LVDS differential output.
37	DO3-	Contai Bata Calpat. Involving 2.480 amoronital calpat.
35	DO4-	
41	FRAME+	LVDS output, it's rising edge corresponds to the first serial bit of the output
42	FRAME-	streams. FRAME clock frequency is the same as the CLK frequency.
39	OUTCLK+	LVDS output clock. The data is valid on an output transition. Successive data
40	OUTCLK-	bits are captured on both edges of this clock. OUTCLK frequency is 6X the CLK frequency.
ANALOG POWER		
1,16,18,20, 61,63	V ₂ Source and bypassed to AGNI) with 0.1 µF capacitors in	
2,5,8,9, 12,15,17,19, 29,52,62,64	AGND	The ground return for the analog supply.
DIGITAL POWER		
27,54	V_D	Positive digital supply pin. This pin should be connected to the same quiet $+3.0V$ source as is V_A and be bypassed to DGND with a 0.1 μF capacitor located near the power pin and with a 10 μF capacitor.
28,53	DGND	The ground return for the digital supply.
30, 51	V_{DR}	Positive driver supply pin for the ADC12QS065's output drivers. This pin should be connected to a voltage source of +2.5V to V_D and be bypassed to DR GND with a 0.1 μ F capacitor. If the supply for this pin is different from the supply used for V_A and V_D , it should also be bypassed with a 10 μ F capacitor. V_D R should never exceed the voltage on V_D . All bypass capacitors should be located near the supply pin.
33,38,43, 48,50	DRGND	The ground return for the ADC12QS065's output drivers.

Absolute Maximum Ratings (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_A, V_D, V_{DR}	3.8V
$ V_A - V_D $	\leq 100 mV
Voltage on any pin to GND (valid for pins 1-30 and 51-64)	-0.3V to (V _A or V _D +0.3V)
Voltage on any Pin to GND (valid for pins 31-50)	-0.3V to 2.2V
Input Current at Any Pin (Note 3)	±25 mA
Package Input Current (Note 3)	±50 mA
Package Dissipation at $T_A = 25$ °C	See (Note 4)
LVDS Output Short Circuit Duration	10 ms
ESD Susceptibility	
Human Body Model (Note 5)	2500V
Machine Model (Note 5)	250V
Soldering Temperature,	

Operating Ratings (Notes 1, 2)

Operating Temperature	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$
Supply Voltage (V_A, V_D, V_{DR})	+2.7V to +3.6V
V _{IN} Differential Input Range	$\pm V_{REF}$
V _{CM} Input Common Mode	
Range (Differential Input)	$V_{REF}/2$ to $(V_A - V_{REF}/2)$
V _{REF} Voltage Range	0.5V to 1.0V
Digital Input Pins Voltage	$-0.3V$ to $(V_A + 0.3V)$
Range (excludes pins 31 to	
50)	
IAGND-DGNDI	≤100mV
Clock Duty Cycle	30% to 70%

Converter Electrical Characteristics

Infrared, 10 sec. (Note 6)

Storage Temperature

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} = +3.0V$, $V_{IN} = 2V_{P-P}$, $V_{REF} = +1.0V$ external, $V_{COM} = 1.5V$, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. **Boldface limits apply for T_J = T_{MIN} to T_{MAX}:** all other limits T_J = 25°C (Notes 7, 8, 9)

235°C

-65°C to +150°C

Symbol	Parameter	Condition	ns	Typical (Note 10)	Limits	Units (Limits)				
STATIC (STATIC CONVERTER CHARACTERISTICS (Note 10) (Limits)									
Resolution with No Missing Codes 12 Bits (min)										
INL	Integral Non Linearity (Note 11)			±0.6		LSB (max)				
DNL	Differential Non Linearity			±0.3		LSB (max)				
GE	Positive Gain Error			±0.5		%FS (max)				
NGE	Negative Gain Error			±0.5		%FS (max)				
TC GE	Gain Error Tempco	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		5		ppm/°C				
V _{OFF}	Offset Error (V _{IN} + = V _{IN} -)			±0.15		%FS (max) %FS (min)				
TC V _{OFF}	Offset Error Tempco	-40°C ≤ T _A ≤ +85°C		4		ppm/°C				
	Under Range Output Code			0	0					
	Over Range Output Code			4095	4095					
REFERE	NCE AND ANALOG INPUT CHARACT	TERISTICS								
V_{CM}	Common Mode Input Voltage			1.5	0.5	V (min)				
V CM	Common Mode Input Voltage			1.5	2.0	V (max)				
V_{IN}	Analog Differential Input Range				2.0	V_{P-P}				
C	V _{IN} Input Capacitance (each pin to	V _{IN} = 2.5 Vdc	(CLK LOW)	8		pF				
C _{IN}	GND)	+ 0.7 V _{rms}	(CLK HIGH)	3		pF				
V	External Reference Voltage (Note			1.00	0.8	V (min)				
V_{REF}	13)			1.00	1.2	V (max)				
I _{REF}	Reference Input Current			<1		μΑ				
TCV _{CMO}	Reference Temperature Coefficient			80		ppm/°C				

Converter Electrical Characteristics (Continued)

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} = +3.0V$, $V_{IN} = 2V_{P-P}$, $V_{REF} = +1.0V$ external, $V_{COM} = 1.5V$, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C$ (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)			
DYNAMIC CONVERTER CHARACTERISTICS								
FPBW	Full Power Bandwidth	0 dBFS Input, Output at -3 dB	300		MHz			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5		dBc			
SNR	Signal-to-Noise Ratio	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.3		dBc			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5		dBc			
SINAD	Signal-to-Noise and Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.3		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68		dBc			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.1		Bits			
ENOB	Effective Number of Bits	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.1		Bits (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11		Bits			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83		dBc			
THD	Total Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-77		dBc			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-90		dBc			
H2	Second Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-90		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83		dBc			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-85		dBc			
H3	Third Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-85		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-80		dBc			
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	85		dBc			
SFDR	Spurious Free Dynamic Range	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	85		dBc (min)			
		$f_{IN} = 33 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	80		dBc			
IMD	Intermodulation Distortion	$f_{IN} = 9.6 \text{ MHz}$ and 10.2 MHz, each = -6.0 dBFS	-70		dBFS			
FPBW	Full Power Bandwidth			300	MHz			
INTER-C	HANNEL CHARACTERISTICS							
	Channel—Channel Offset Match		±0.3		%FS			
	Channel — Channel Gain Match		±4		%FS			
	Crosstalk (between any two	10 MHz Tested, Channel; 20 MHz Other Channel	80		dBc			
	channels)	10 MHz Tested, Channel; 65 MHz Other Channel	80		dBc			

DC and Logic Electrical Characteristics

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} = +3.0V$, $V_{IN} = 2V_{P-P}$, $V_{REF} = +1.0V$ external, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C$ (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
DIGITAL	INPUT CHARACTERISTICS				
V _{IN(1)}	Logical "1" Input Voltage	V _D = 3.6V		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V _D = 3.0V		0.5	V (max)
I _{IN(1)}	Logical "1" Input Current	$V_{IN} = 3.3V$	1		μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-1		μΑ
POWER	SUPPLY CHARACTERISTICS		•		
1	Analog Supply Current	PD Pin = DGND	215		mA
I _A		PD Pin = V _D	0.5		mA
1	Digital Comply Compant	PD Pin = DGND	35		mA (max)
I _D	Digital Supply Current	PD Pin = V _D	0.2		mA
I _{DR}	LVDS Output Supply Current	PD Pin = DGND, f _{IN} = 33 MHz	60		mA
PWR	Total Dower Consumption	PD Pin = DGND, C _L = 5 pF (Note 15)	800		mW (max)
PWH	Total Power Consumption	PD Pin = V _D	3		mW
PSRR1	Power Supply Rejection Ratio	Rejection of Full-Scale Error with $V_A = 3.0V$ vs. 3.6V	TBD		dB

AC Electrical Characteristics

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} = +3.0V$, $V_{IN} = 2V_{p-p}$, $V_{REF} = +1.0V$ external, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25$ °C (Notes 7, 8, 9, 12)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
f _{CLK} 1	Maximum Clock Frequency			65	MHz (min)
f _{CLK} ²	Minimum Clock Frequency		20		MHz
	Clock Duty Cycle		50	30	% min
	Glock Buty Gycle		30	70	% max
	Conversion Latency	Input Sample(N) to LSB of Sample(N)		9	Clock
t _{CONV}	Conversion Eaterity	Data valid		9	Cycles
t _{AD}	Aperture Delay		2		ns
t _{AJ}	Aperture Jitter		1		ps rms
t _{PD}	Power Down Mode Exit Cycle		<5		ms

LVDS Electrical Characteristics

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} + 3.0V$, $V_{IN} = 2V_{P,P}$, $V_{REF} = +1.0V$ external, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C$ (Notes 7, 8, 9, 12)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
LVDS DO	CHARACTERISTICS				
V _{OD}	Output Differential Voltage (DO+)-(DO-)	$R_L = 100\Omega$	300	250 400	mV (min) mV (max)
delta V _{OD}	Output Differential Voltage Unbalance	$R_L = 100\Omega$		30	mV (max)

LVDS Electrical Characteristics (Continued)

NOTE: This product is currently under development. As such, the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place. Unless otherwise specified, the following specifications apply for AGND = DGND = DRGND = 0V, $V_A = V_D = V_{DR} = +3.0V$, $V_{IN} = 2V_{P-P}$, $V_{REF} = +1.0V$ external, $f_{CLK} = 65$ MHz, $f_{IN} = 10$ MHz, $t_r = t_f = 2$ ns, $C_L = 15$ pF/pin. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C$ (Notes 7, 8, 9, 12)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
V _{OS} Offset Voltage Unbalance R _L = 100Ω 30 mV (max) IOS Output Short Circuit Current DO = 0V, V _{IN} = 1.1V, DEN = V _A -10 -15 mA (max) IOZ High Impedance Output Current DEN = 0V, DO = 0V or V _A ±1 ±10 µA LOX Power-Off Output Current V _A = 0V, DO = 0V or V _A ±1 ±20 µA LVDS OUTPUT TIMING AND SWITCHING CHARACTERISTICS Total Cochieve Period 50% to 50% 2.56 ns t _{OCP} Output Clock Period 50% to 50% 2.56 ns t _{OCH} Output Clock High/Low Time 80%-to-80% for high, 20%-to-20% for low 880 ps t _H Data Edge to Output Clock Edge 66 5 MSPS, 50% to 50% 601 ps t _S Data Edge to Output Clock Edge 66 5 MSPS, 50% to 50% 601 ps t _{FP} Frame Period 50% to 50% 1040 ps t _{FP} Frame Period 50% to 50% 15.38 ns t _{FP} Frame Clock High/Low Time 80%-to-80% for high, 20%-to-20% for low 7.3<	V _{OS}	Offset Voltage	$R_L = 100\Omega$,	1.2	V (min)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Offset Voltage Unbalance	$R_L = 100\Omega$		30	mV (max)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IOS	Output Short Circuit Current	DO = 0V, V _{IN} = 1.1V, DEN = V _A	-10	-15	mA (max)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IOZ	High Impedance Output Current	DEN = 0V, DO = 0V or V _A	±1	±10	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IOX	Power-Off Output Current	$V_A = 0V$, DO = 0V or V_A	±1	±20	μA
toChIL Output Clock High/Low Time 80%-to-80% for high, 20%-to-20% for low 880 ps toChIL Data Edge to Output Clock Edge Hold Time @ 65 MSPS, 50% to 50% 601 ps th Data Edge to Output Clock Edge Set-Up Time @ 65 MSPS, 50% to 50% 1040 ps ts Data Edge to Output Clock Edge Set-Up Time @ 65 MSPS, 50% to 50% 601 ps tpr Frame Period 50% to 50% 1040 ps tpp Frame Period 50% to 50% 1040 ps tpp Frame Clock High/Low Time 80%-to-80% for high, 20%-to-20% for low 7.3 ns tpp Data Edge to Frame Edge Skew @ 65 MSPS, 50% to 50% 19.4 ps dps dps dps dps dps tpp Data Edge to Frame Edge Skew @ 65 MSPS, 50% to 50% 19.4 ps tpp ps dps dps dps tpp tpp dps dps dps tpp tpp dps dps dps tpp <td>LVDS OU</td> <td>JTPUT TIMING AND SWITCHING CHA</td> <td>ARACTERISTICS</td> <td></td> <td></td> <td></td>	LVDS OU	JTPUT TIMING AND SWITCHING CHA	ARACTERISTICS			
tochL Output Clock High/Low Time Iow 880 ps tH Data Edge to Output Clock Edge Hold Time @ 65 MSPS, 50% to 50% 601 ps ts Data Edge to Output Clock Edge Set-Up Time @ 65 MSPS, 50% to 50% 601 ps ts Set-Up Time @ 40 MSPS, 50% to 50% 1040 ps tp- Frame Period 50% to 50% 15.38 ns tp- Body 60% to 50% 15.38 ns tp- Data Edge to Frame Edge Skew @ 65 MSPS, 50% to 50% 19.4 ps tp- Data Edge to Frame Edge Skew @ 65 MSPS, 50% to 50% 19.4 ps tp- UDS Rise/Fall Time C_c=5pF to GND, Rout=100Ω 400 ps tp- Dot High to High-Imp	t _{OCP}	Output Clock Period	50% to 50%	2.56		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{OCHL}	Output Clock High/Low Time		880		ps
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Data Edge to Output Clock Edge	@ 65 MSPS, 50% to 50%	601		ps
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	τ _H	Hold Time	@ 40 MSPS, 50% to 50%	1040		ps
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Data Edge to Output Clock Edge	@ 65 MSPS, 50% to 50%	601		ps
$\begin{array}{c} t_{FHL} & \text{Frame Clock High/Low Time} \\ \hline t_{DFS} & \text{Data Edge to Frame Edge Skew} \\ \hline \end{array} \begin{array}{c} 80\%\text{-to-80\% for high, } 20\%\text{-to-20\% for} \\ \hline low & 7.3 & 98 \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \\ \hline \end{array} \begin{array}{c} 0.3 & 98 \\ \hline \end{array} \begin{array}$	ι _S	Set-Up Time	@ 40 MSPS, 50% to 50%	1040		ps
$\begin{array}{c} t_{\text{FHL}} & \text{Frame Clock High/Low Time} \\ \\ t_{\text{DFS}} & \text{Data Edge to Frame Edge Skew} \\ \hline \\ t_{\text{DFS}} & \text{Data Edge to Frame Edge Skew} \\ \hline \\ e & 65 \text{ MSPS}, 50\% \text{ to } 50\% \\ \hline \\ e & 40 \text{ MSPS}, 50$	t _{FP}	Frame Period	50% to 50%	15.38		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{FHL}	Frame Clock High/Low Time		7.3		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Deta Educata Escara Educa Olympia	@ 65 MSPS, 50% to 50%	19.4		ps
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ι _{DFS}	Data Edge to Frame Edge Skew	@ 40 MSPS, 50% to 50%	19.4		ps
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _R , t _F	LVDS Rise/Fall Time	C_L =5pF to GND, R_{OUT} =100 Ω	400		ps
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{ocJ}	Output Clock Jitter	Cycle to Cycle Jitter	44		ps rms
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Frame Jitter	Cycle to Cycle Jitter	11		ps rms
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		" '	C_L =5pF to GND, R_L =100 Ω	3	10	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{LZD}		C_L =5pF to GND, R_L =100 Ω	3	10	ns
t _{ZLD} Delay C _L =5ρF to GND, R _L =100Ω 5 10 ns t _{PLD} Serializer PLL Lock Time 50 μs	t _{zHD}	, ,	C_L =5pF to GND, R_L =100 Ω	5	10	ns
	t _{ZLD}	_ :	C_L =5pF to GND, R_L =100 Ω	5	10	ns
t Sorializar Dalay P =1000	t _{PLD}	Serializer PLL Lock Time		50		μs
ISD Serializer Delay U=10022 2.70 IIS	t _{SD}	Serializer Delay	R _L =100Ω	2.76		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} \le AGND$, or $V_{IN} \ge V_A$), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.


Note 4: The absolute maximum junction temperature $(T_J max)$ for this device is 150°C. The maximum allowable power dissipation is dictated by $T_J max$, the junction-to-ambient thermal resistance $(-J_A)$, and the ambient temperature, (T_A) , and can be calculated using the formula $P_D MAX = (T_J max - T_A)\theta_{JA}$. In the 64-pin TQFP, θ_{JA} is 50°C/W, so $P_D MAX = 2$ Watts at 25°C and 800 mW at the maximum operating ambient temperature of 85°C. Note that the power consumption of this device under normal operation will typically be about 900 mW. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.

Note 6: The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR), the following Conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

LVDS Electrical Characteristics (Continued)

Note 7: The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above V_A or below GND by more than 100 mV. As an example, if V_A is +3.3V, the full-scale input voltage must be \leq +3.4V to ensure accurate conversions.



- Note 8: To guarantee accuracy, it is required that IV_A-V_DI ≤ 100 mV and separate bypass capacitors are used at each power supply pin.
- Note 9: With the test condition for V_{REF} = +1.0V (2V_{P-P} differential input), the 12-bit LSB is 488 μ V.

Note 10: Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

- Note 12: Timing specifications are tested at TTL logic levels, $V_{IL} = 0.4V$ for a falling edge and $V_{IH} = 2.0V$ for a rising edge.
- Note 13: Optimum performance will be obtained by keeping the reference input in the 0.8V to 1.2V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for external reference applications.

Note 14: I_{DR} is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage, V_{DR} , and the rate at which the outputs are switching (which is signal dependent). $I_{DR}=V_{DR}(C_0 \times f_0 + C_1 \times f_1 + ... + C_{11} \times f_{11})$ where V_{DR} is the output driver power supply voltage, C_0 is total capacitance on the output pin, and f_0 is the average frequency at which that pin is toggling.

Note 15: Excludes IDR. See note 14.

Specification Definitions

APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for conversion

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE (V_{CM}) is the common d.c. voltage applied to both input terminals of the ADC.

CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

CROSSTALK is coupling of energy from one channel into the other channel.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error - Offset Error

A gain of unity occurs when the negative and positive full scale errors are equal to each other, including having the same sign.

GAIN ERROR MATCHING is the difference in gain errors between the two converters divided by the average gain of the converters.

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is $V_{\text{REF}}/2^n$, where "n" is the ADC resolution in bits, which is 12 in the case of the ADC12QS065.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC12QS065 is guaranteed not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

OFFSET ERROR is the difference between the two input voltages $[(V_{\text{IN}}+)-(V_{\text{IN}-})]$ required to cause a transition from code 2047 to 2048.

OUTPUT DELAY is the time delay after the rising edge of the clock before the data update is presented at the output pins.

OVER RANGE RECOVERY TIME is the time required after V_{IN} goes from a specified voltage out of the normal input range to a specified voltage within the normal input range and the converter makes a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.

POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12QS065, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as


THD = 20 x log
$$\sqrt{\frac{A_{f2}^2 + ... + A_{f10}^2}{A_{f1}^2}}$$

where f_1 is the RMS power of the fundamental (output) frequency and f_2 through f_{10} are the RMS power of the first 9 harmonic frequencies in the output spectrum.

SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.





LVDS Output Timing

Transfer Characteristic




FIGURE 1. Transfer Characteristic

11 www.national.com

20106810

Functional Description

Operating on a single +3.0V supply, the ADC12QS065 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of using an internal 1.0 Volt or 0.5 Volt stable reference, or using an external reference. Any external reference is buffered on-chip to ease the task of driving that pin.

Sampled data is transformed into high speed serial output LVDS data streams. Clock and frame LVDS pairs aid in data capture. The ADC12QS065's six differential pairs transmit data over backplanes or cable and also make PCB design easier.

The output word rate is the same as the clock frequency, which can be between 20 MSPS and 65 MSPS (typical) with fully specified performance at 65 MSPS. The analog input for all channels are acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 9 clock cycles.

Applications Information

1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC12QS065:

$$\begin{split} 2.7 V &\leq V_A \leq 3.6 V \\ V_D &= V_A = V_{DR} \\ 20 \text{ MHz} &\leq f_{CLK} \leq 65 \text{ MHz} \\ 0.8 V &\leq V_{REF} \leq 1.2 V \text{ (for an external reference)} \\ 0.5 V &\leq V_{CM} \leq 2.0 V \end{split}$$

2.0 ANALOG INPUTS

There is one reference input pin, V_{REF} , which is used to select an internal reference, or to supply an external reference. The ADC12QS065 has four analog signal input pairs, V_{IN} 1+ and V_{IN} 1-, V_{IN} 2+ and V_{IN} 2- , V_{IN} 3+ and V_{IN} 3-, V_{IN} 4+ and V_{IN} 4- . Each pair of pins forms a differential input pair. There are two VREG pins for decoupling the internal 1.8V regulator.

2.1 Reference Pins

The ADC12QS065 is designed to operate with an internal 1.0V or 0.5V reference, or an external 1.0V reference, but performs well with external reference voltages in the range of 0.8V to 1.2V. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC12QS065. Increasing the reference voltage (and the input signal swing) beyond 1.2V may degrade THD for a full-scale input, especially at higher input frequencies.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The six Reference Bypass Pins (VREFT12, VREFB12, VCOM12, VREFT34, VREFB34 and VCOM34) are made available for bypass purposes. All these pins should each be bypassed to ground with a 0.1 μF capacitor. A 10 μF capacitor should be placed between the VREFT12 and VREFB12 pins and between the VREFT34 and VREFB34 pins, as shown in *Figure 4*. This configuration is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. DO NOT LOAD these pins. Loading any of these pins may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

VCOM = 1.5 V VREFT = VCOM + V_{REF} / 2 VREFB = VCOM - V_{REF} / 2

User choice of an on-chip or external reference voltage is provided. When INTREF (pin 57) is high, the $V_{\rm REF}$ pin selects the internal reference voltage. The internal 1.0 Volt reference is in use when the the $V_{\rm REF}$ pin is connected to $V_{\rm A}.$ When the $V_{\rm REF}$ pin is connected to AGND, the internal 0.5 Volt reference is in use. When INTREF (pin 57) is low, a voltage in the range of 0.8V to 1.2V is applied to the $V_{\rm REF}$ pin and that is used for the voltage reference. When an external reference is used, the $V_{\rm REF}$ pin should be bypassed to ground with a 0.1 μF capacitor close to the reference input pin. There is no need to bypass the $V_{\rm REF}$ pin when the internal reference is used.

2.2 Signal Inputs

The ADC12QS065 has 4 input channels. They are labelled V $_{\rm IN}$ 1+ and V $_{\rm IN}$ 1- , V $_{\rm IN}$ 2+ and V $_{\rm IN}$ 2- , V $_{\rm IN}$ 3+ and V $_{\rm IN}$ 3- , V $_{\rm IN}$ 4+ and V $_{\rm IN}$ 4- . The input signal, V $_{\rm IN}$, is defined as

$$V_{IN} = (V_{IN} +) - (V_{IN} -)$$

Figure 2 shows the expected input signal range. Note that the common mode input voltage, V_{CM} , should be in the range of 0.5V to 2.0V with a typical value of 1.5V.

The peaks of the individual input signals should each never exceed 2.6V to maintain THD and SINAD performance.

The ADC12QS065 performs best with a differential input signal with each input centered around a common mode voltage, V_{CM}. The peak-to-peak voltage swing at each analog input pin should not exceed the value of the reference voltage or the output data will be clipped.

The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




FIGURE 2. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately

$$E_{FS} = 4096 (1 - \sin (90^{\circ} + \text{dev}))$$

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see *Figure 3*). Drive the analog inputs with a source impedance less than 100Ω .




FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

For differential operation, each analog input pin of the differential pair should have a peak-to-peak voltage just below the reference voltage, V_{REF} , be 180 degrees out of phase with each other and be centered around V_{CM} .

2.2.1 Single-Ended Operation

Performance with differential input signals is better than with single-ended signals. For this reason, single-ended operation is not recommended. However, if single ended-operation is required and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. mid point voltage of the driven input. The peak-to-peak differential input signal at the driven input pin should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 2b*). For example, set $V_{\rm REF}$ to 0.5V, bias $V_{\rm IN}-$ to 1.0V and drive $V_{\rm IN}+$ with a signal range of 0.5V to 1.5V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage when maintaining a full-range output. *Table 1* and *Table 2* indicate the input to output relationship of the ADC12QS065.

TABLE 1. Input to Output Relationship – Differential Input

V _{IN} +	V _{IN} -	Binary Output	
V _{CM} -	V _{CM} +	0000 0000 0000	
V _{REF} / 2	V _{REF/2}	0000 0000 0000	
V _{CM} -	V _{CM} +	0100 0000 0000	
V _{REF / 4}	V _{REF} / 4	0100 0000 0000	
V _{CM}	V_{CM}	1000 0000 0000	
V _{CM} +	V _{CM} -	1100 0000 0000	
V _{REF} / 4	V _{REF} / 4	1100 0000 0000	
V _{CM} +	V _{CM} -	1111 1111 1111	
V _{REF} / 2	V _{REF} / 2	1111 1111 1111	

TABLE 2. Input to Output Relationship – Single-Ended Input

V _{IN} +	V _{IN} -	Binary Output	
V _{CM} - V _{REF}	V_{CM}	0000 0000 0000	

	V _{IN} +	V_{IN}^-	Binary Output	
	V _{CM} – V _{REF} / 2	V_{CM}	0100 0000 0000	
	V _{CM}	V_{CM}	1000 0000 0000	
	V _{CM} + V _{REF} / 2	V_{CM}	1100 0000 0000	
	V _{CM} + V _{REF}	V_{CM}	1111 1111 1111	

2.2.2 Driving the Analog Inputs

The $V_{\rm IN}+$ and the $V_{\rm IN}-$ inputs of the ADC12QS065 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high.

As the internal sampling switch opens and closes, current pulses occur at the analog input pins, resulting in voltage spikes at the signal input pins. As a driving amplifier attempts to counteract these voltage spikes, a damped oscillation may appear at the ADC analog input. Do not attempt to filter out these pulses. Rather, use amplifiers to drive the ADC12QS065 input pins that are able to react to these puses and settle before the switch opens and another sample is taken. The LMH6702 LMH6628, LMH6622 and the LMH6655 are good amplifiers for driving the ADC12QS065.

To help isolate the pulses at the ADC input from the amplifier output, use RCs at the inputs, as can be seen in *Figure 4*. These components should be placed close to the ADC inputs because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter that input.

For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. For wideband undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency to maintain a linear delay response.

A single-ended to differential conversion circuit is shown in *Figure 5. Table 3* gives resistor values for that circuit to provide input signals in a range of 1.0V \pm 0.5V at each of the differential input pins of the ADC12QS065.

TABLE 3. Resistor Values for Circuit of Figure 5

SIGNAL RANGE	R1	R2	R3	R4	R5, R6
0 - 0.25V	open	0Ω	124Ω	1500Ω	1000Ω
0 - 0.5V	0Ω	$open\Omega$	499Ω	1500Ω	499Ω
±0.25V	100Ω	698Ω	100Ω	698Ω	499Ω

2.2.3 Input Common Mode Voltage

The input common mode voltage, $V_{\rm CM}$, should be in the range of 0.5V to 2.0V and be a value such that the peak excursions of the analog signal does not go more negative than ground or more positive than 2.6V. The nominal $V_{\rm CM}$ should generally be about 1.5V, but VCOM12 or VCOM34 can be used as a $V_{\rm CM}$ source.

2.3 Internal Regulator

The ADC12QS065 has an internal 1.8V regulator. The VREG pins (pins 32 and 48) should each be bypassed to AGND with a 1.0 μ F capacitor.

3.0 DIGITAL INPUTS

Digital TTL/CMOS compatible inputs consist of CLK, DEN, PD, REFPD, and INTREF.

3.1 CLK

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 20 MHz to 65 MHz with rise and fall times of 2 ns or less. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The **CLK** signal also drives an internal state machine. If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC **CLK** pin only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PD} \times L}{Z_{o}}$$

where t_{PD} is the signal propagation rate down the clock line, "L" is the line length and Z_O is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical t_{PD} is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and t_{PD} should be the same (inches or centimeters).

3.2 **DEN**

When the DEN pin is high, the LVDS outputs are in the active state. When low, the output pins are in a high impedance state. The ADC12QS065 will continue to convert whether the pin is high or low, but the output can not be read while the pin is low.

3.3 PD

The PD pin, when high, holds the ADC12QS065 in a powerdown mode to conserve power when the converter is not being used. The power consumption in this state is 3 mW with a 65MHz clock.. The output data pins are undefined and the data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on the reference bypass pins 58, 59, 60, 21, 22 and 23 and is as listed in the Electrical Tables with the recommended components on the VREFT, VREFB and VCOM reference bypass pins. These capacitors loose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

3.4 REFPD

When high, the REFPD pin will power down the internal reference. With REFPD high, user must drive VREFT12, VREFT34 and VREFB12 & VREFB34 externally. With REFPD low, VREFT12, VREFT34, VREFB12 and VREFB34 are driven internally.

3.5 INTREF

When INTREF is connected to $V_{\rm D}$, two internal reference choices are selectable through the $V_{\rm REF}$ pin (pin 24). When INTREF is connected to DGND, an external reference must be applied to $V_{\rm REF}.Section~2.1~Reference~Pins$

4.0 OUTPUTS

The ADC12QS065 has four Low Voltage Differential Signaling (LVDS) Data Output pairs. Valid data is present at these outputs while the DEN pin is high and the PD pin is low. The OUTCLK and FRAME pins aid in data capture.

LVDS signals provide a high level of immunity to common mode noise. The differential data signals consist of two 400mVpp signals that are 180 degrees out of phase. They should be terminated with a 100Ω resistor near the receiver.




FIGURE 4. Application Circuit using Transformer Drive Circuit




FIGURE 5. Differential Op-Amp Drive Circuit of Figure 4

5.0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 10 μ F capacitor and with a 0.1 μ F ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12QS065 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV_{P-P}.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

6.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12QS065 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DRGND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DRGND pins should NOT be connected to system ground in close proximity to any of the ADC12QS065's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

The LVDS output pairs should be routed with a 100Ω impedance trace, and should be terminated at the receiver with a 100Ω resistor.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane. Traces for the input channels should be routed away from each other as much as possible, with Ground plane between channels, to help minimize crosstalk.

7.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock

tree shown in *Figure 6*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

Best performance will be obtained with a differential input drive, compared with a single-ended drive, as discussed in Sections 1.3.1 and 1.3.2.

As mentioned in Section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




FIGURE 6. Isolating the ADC Clock from other Circuitry with a Clock Tree

8.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about 47Ω to 100Ω in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the ADC12QS065 with a device that is powered from supplies outside the range of the ADC12QS065 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for

each conversion, the more instantaneous digital current flows through $V_{\rm DR}$ and DRGND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond the specified 15 pF/pin will cause $t_{\rm OD}$ to increase, making it difficult to properly latch the ADC output data. The result could, again, be an apparent reduction in dynamic performance.

The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12QS065, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is 100Ω .

Using an inadequate amplifier to drive the analog input. As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor at each amplifier output and a capacitor at the analog inputs (as shown in *Figure 4* and *Figure 5*) will improve performance. The LMH6702 and the LMH6628 have been successfully used to drive the analog inputs of the ADC12QS065.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

Operating with the reference pins outside of the specified range. As mentioned in Section 1.2, V_{REF} should be in the range of


$$0.8V \le V_{REF} \le 1.2V$$

Operating outside of these limits could lead to performance degradation.

Inadequate network on Reference Bypass pins (V_{RP}A, V_{RN}A, V_{RM}A, V_{RP}B, V_{RN}B and V_{RM}B). As mentioned in Section 1.2, these pins should be bypassed with 0.1 μF capacitors to ground at V_{RM}A and V_{RM}B and with a series RC of 1.5 Ω and 1.0 μF between pins V_{RP}A and V_{RN}A and between V_{RP}B and V_{RN}B for best performance.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

Physical Dimensions inches (millimeters) unless otherwise noted



64-Lead TQFP Package Ordering Number ADC12QS065CIVS NS Package Number VECO64A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560