

ADC101S051

Single Channel, 500 kSPS, 10-Bit A/D Converter

General Description

The ADC101S051 is a low-power, single channel CMOS 10-bit analog-to-digital converter with a high-speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC101S051 is fully specified over a sample rate range of 200 kSPS to 500 kSPS. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC101S051 operates with a single supply that can range from +2.7V to +5.25V. Normal power consumption using a +3V or +5V supply is 2.7 mW and 9.7 mW, respectively. The power-down feature reduces the power consumption to as low as 2.6 μW using a +5V supply.

The ADC101S051 is packaged in a SOT-23 package. Operation over the industrial temperature range of -40°C to +85°C is guaranteed.

Features

- Specified over a range of sample rates.
- 6-lead SOT-23 package
- Variable power management
- Single power supply with 2.7V - 5.25V range
- SPI™/QSPI™/MICROWIRE/DSP compatible

Key Specifications

■ DNL	+0.15/-0.11 LSB (typ)
■ INL	+0.15/-0.09 LSB (typ)
■ SNR	49.7 dB (typ)
■ Power Consumption	
— 3V Supply	2.7 mW (typ)
— 5V Supply	9.7 mW (typ)

Applications


- Portable Systems
- Remote Data Acquisition
- Instrumentation and Control Systems

Pin-Compatible Alternatives by Resolution and Speed

All devices are fully pin and function compatible.

Resolution	Specified for Sample Rate Range of:		
	50 to 200 kSPS	200 to 500 kSPS	500 kSPS to 1 MSPS
12-bit	ADC121S021	ADC121S051	ADC121S101
10-bit	ADC101S021	ADC101S051	ADC101S101
8-bit	ADC081S021	ADC081S051	ADC081S101


Connection Diagram



Ordering Information

Order Code	Temperature Range	Description	Top Mark
ADC101S051CIMF	-40°C to +85°C	6-Lead SOT-23 Package	X14C
ADC101S051CIMFX	-40°C to +85°C	6-Lead SOT-23 Package, Tape & Reel	X14C
ADC101S051EVAL		SOT-23 Evaluation Board	

Block Diagram



20144707

Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Description
ANALOG I/O		
3	V_{IN}	Analog inputs. This signal can range from 0V to V_A .
DIGITAL I/O		
4	SCLK	Digital clock input. This clock directly controls the conversion and readout processes.
5	SDATA	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
6	\overline{CS}	Chip select. On the falling edge of \overline{CS} , a conversion process begins.
POWER SUPPLY		
1	V_A	Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 μ F capacitor and a 0.1 μ F monolithic capacitor located within 1 cm of the power pin.
2	GND	The ground return for the supply and signals.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Analog Supply Voltage V_A	–0.3V to 6.5V
Voltage on Any Analog Pin to GND	–0.3V to (V_A +0.3V)
Voltage on Any Digital Pin to GND	–0.3V to 6.5V
Input Current at Any Pin (Note 3)	±10 mA
Package Input Current (Note 3)	±20 mA
Power Consumption at $T_A = 25^\circ\text{C}$	See (Note 4)
ESD Susceptibility (Note 5)	
Human Body Model	3500V
Machine Model	300V
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature Range	–40°C ≤ T_A ≤ +85°C
V_A Supply Voltage	+2.7V to +5.25V
Digital Input Pins Voltage Range (regardless of supply voltage)	–0.3V to 5.25V
Analog Input Pins Voltage Range	0V to V_A
Clock Frequency	1 MHz to 10 MHz
Sample Rate	up to 500 kSPS

Package Thermal Resistance

Package	θ_{JA}
6-lead SOT-23	265°C / W

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

ADC101S051 Converter Electrical Characteristics (Note 9)

The following specifications apply for $V_A = +2.7\text{V}$ to 5.25V, GND = 0V, $f_{SCLK} = 4\text{ MHz}$ to 10 MHz, $C_L = 25\text{ pF}$, $f_{SAMPLE} = 200\text{ kSPS}$ to 500 kSPS, unless otherwise noted. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** : all other limits $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Typical	Limits (Note 9)	Units
STATIC CONVERTER CHARACTERISTICS					
	Resolution with No Missing Codes			10	Bits
INL	Integral Non-Linearity	V _A = +2.7 to +3.6V	+0.12	±0.7	LSB (max)
			−0.08		LSB (min)
		V _A = +4.75 to +5.25V	+0.15	±0.7	LSB (max)
			−0.09		LSB (min)
DNL	Differential Non-Linearity	V _A = +2.7 to +3.6V	+0.15	±0.7	LSB (max)
			−0.11		LSB (min)
		V _A = +4.75 to +5.25V	+0.15	±0.7	LSB (max)
			−0.11		LSB (min)
V _{OFF}	Offset Error	V _A = +2.7 to +3.6V	+0.21	±0.7	LSB (max)
		V _A = +4.75 to +5.25V	+0.11	±0.7	LSB (max)
GE	Gain Error	V _A = +2.7 to +3.6V	−0.2	±1.0	LSB (max)
		V _A = +4.75 to +5.25V	−0.33	±1.0	LSB (max)
DYNAMIC CONVERTER CHARACTERISTICS					
SINAD	Signal-to-Noise Plus Distortion Ratio	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, −0.02 dBFS	61.5	60.8	dB (min)
SNR	Signal-to-Noise Ratio	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, −0.02 dBFS	61.6	61	dB (min)
THD	Total Harmonic Distortion	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, −0.02 dBFS	−78	−72.5	dB (max)
SFDR	Spurious-Free Dynamic Range	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, −0.02 dBFS	79	74	dB (min)
ENOB	Effective Number of Bits	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, −0.02 dBFS	9.9	9.8	Bits (min)
IMD	Intermodulation Distortion, Second Order Terms	V _A = +5.25V f _a = 104.3 kHz, f _b = 113.5 kHz	−83		dB
	Intermodulation Distortion, Third Order Terms	V _A = +5.25V f _a = 104.3 kHz, f _b = 113.5 kHz	−82		dB
FPBW	-3 dB Full Power Bandwidth	V _A = +5V	11		MHz
		V _A = +3V	8		MHz

ADC101S051 Converter Electrical Characteristics (Note 9) (Continued)

The following specifications apply for $V_A = +2.7V$ to $5.25V$, $GND = 0V$, $f_{SCLK} = 4\text{ MHz}$ to 10 MHz , $C_L = 25\text{ pF}$, $f_{SAMPLE} = 200\text{ kSPS}$ to 500 kSPS , unless otherwise noted. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Typical	Limits (Note 9)	Units
ANALOG INPUT CHARACTERISTICS					
V _{IN}	Input Range		0 to V _A		V
I _{DCL}	DC Leakage Current			±1	µA (max)
C _{INA}	Input Capacitance	Track Mode	30		pF
		Hold Mode	4		pF
DIGITAL INPUT CHARACTERISTICS					
V _{IH}	Input High Voltage	V _A = +5.25V		2.4	V (min)
		V _A = +3.6V		2.1	V (min)
V _{IL}	Input Low Voltage	V _A = +5V		0.8	V (max)
		V _A = +3V		0.4	V (max)
I _{IN}	Input Current	V _{IN} = 0V or V _A	±0.1	±1	µA (max)
C _{IND}	Digital Input Capacitance		2	4	pF (max)
DIGITAL OUTPUT CHARACTERISTICS					
V _{OH}	Output High Voltage	I _{SOURCE} = 200 µA	V _A – 0.07	V _A – 0.2	V (min)
		I _{SOURCE} = 1 mA	V _A – 0.1		V
V _{OL}	Output Low Voltage	I _{SINK} = 200 µA	0.03	0.4	V (max)
		I _{SINK} = 1 mA	0.1		V
I _{OZH} , I _{OZL}	TRI-STATE® Leakage Current		±0.1	±10	µA (max)
C _{OUT}	TRI-STATE® Output Capacitance		2	4	pF (max)
	Output Coding		Straight (Natural) Binary		
POWER SUPPLY CHARACTERISTICS (C _L = 10 pF)					
V _A	Supply Voltage			2.7	V (min)
				5.25	V (max)
I _A	Supply Current, Normal Mode (Operational, $\overline{\text{CS}}$ low)	V _A = +5.25V, f _{SAMPLE} = 200 kSPS	1.85	2.6	mA (max)
		V _A = +3.6V, f _{SAMPLE} = 200 kSPS	0.75	1.2	mA (max)
	Supply Current, Shutdown ($\overline{\text{CS}}$ high)	f _{SCLK} = 0 MHz, V _A = +5.25V f _{SAMPLE} = 0 kSPS	0.5		µA
		V _A = +5.25V, f _{SCLK} = 10 MHz, f _{SAMPLE} = 0 kSPS	21		µA
P _D	Power Consumption, Normal Mode (Operational, $\overline{\text{CS}}$ low)	V _A = +5.25V	9.7	13.7	mW (max)
		V _A = +3.6V	2.7	4.3	mW (max)
	Power Consumption, Shutdown ($\overline{\text{CS}}$ high)	f _{SCLK} = 0 MHz, V _A = +5.25V f _{SAMPLE} = 0 kSPS	2.6		µW
		V _A = +5.25V, f _{SCLK} = 10 MHz, f _{SAMPLE} = 0 kSPS	110		µW
AC ELECTRICAL CHARACTERISTICS					
f _{SCLK}	Clock Frequency	(Note 8)		4	MHz (min)
				10	MHz (max)
f _S	Sample Rate	(Note 8)		200	kSPS (min)
				500	kSPS (max)
t _{CONV}	Conversion Time			16	SCLK cycles
DC	SCLK Duty Cycle	f _{SCLK} = 10 MHz	50	40	% (min)
				60	% (max)
t _{ACQ}	Track/Hold Acquisition Time			400	ns (max)

ADC101S051 Converter Electrical Characteristics (Note 9) (Continued)

The following specifications apply for $V_A = +2.7V$ to $5.25V$, $GND = 0V$, $f_{SCLK} = 4$ MHz to 10 MHz, $C_L = 25$ pF, $f_{SAMPLE} = 200$ kSPS to 500 kSPS, unless otherwise noted. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Typical	Limits (Note 9)	Units
AC ELECTRICAL CHARACTERISTICS					
	Throughput Time	Acquisition Time + Conversion Time		20	SCLK cycles
t_{QUIET}	(Note 10)			50	ns (min)
t_{AD}	Aperture Delay		3		ns
t_{AJ}	Aperture Jitter		30		ps

ADC101S051 Timing Specifications

The following specifications apply for $V_A = +2.7V$ to $5.25V$, $GND = 0V$, $f_{SCLK} = 4$ MHz to 10 MHz, $C_L = 25$ pF, $f_{SAMPLE} = 200$ kSPS to 500 kSPS, **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Typical	Limits	Units
t_{CS}	Minimum \overline{CS} Pulse Width			10	ns (min)
t_{SU}	\overline{CS} to SCLK Setup Time			10	ns (min)
t_{EN}	Delay from \overline{CS} Until SDATA TRI-STATE® Disabled (Note 11)			20	ns (max)
t_{ACC}	Data Access Time after SCLK Falling Edge (Note 12)	$V_A = +2.7V$ to $+3.6V$		40	ns (max)
		$V_A = +4.75V$ to $+5.25V$		20	ns (max)
t_{CL}	SCLK Low Pulse Width			0.4 x t_{SCLK}	ns (min)
t_{CH}	SCLK High Pulse Width			0.4 x t_{SCLK}	ns (min)
t_H	SCLK to Data Valid Hold Time	$V_A = +2.7V$ to $+3.6V$		7	ns (min)
		$V_A = +4.75V$ to $+5.25V$		5	ns (min)
t_{DIS}	SCLK Falling Edge to SDATA High Impedance (Note 13)	$V_A = +2.7V$ to $+3.6V$		25	ns (max)
				6	ns (min)
		$V_A = +4.75V$ to $+5.25V$		25	ns (max)
				6	ns (min)
$t_{POWER-UP}$	Power-Up Time from Full Power-Down		1		μs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to $GND = 0V$, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supply (that is, $V_{IN} < GND$ or $V_{IN} > V_A$), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Rating specification does not apply to the V_A pin. The current into the V_A pin is limited by the Analog Supply Voltage specification.

Note 4: The absolute maximum junction temperature (T_{Jmax}) for this device is $150^\circ C$. The maximum allowable power dissipation is dictated by T_{Jmax} , the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through zero ohms

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings.

Note 9: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


Note 10: Minimum Quiet Time required by bus relinquish and the start of the next conversion.

Note 11: Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V.

Note 12: Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V going low or 2.0V going high.


Note 13: t_{DIS} is derived from the time taken by the outputs to change by 0.5V with the timing test circuit shown in Figure 1. The measured number is then adjusted to remove the effects of charging or discharging the load capacitance. This means that t_{DIS} is the true bus relinquish time, independent of the bus loading.

Timing Diagrams



20144708

FIGURE 1. Timing Test Circuit



20144706

FIGURE 2. ADC101S051 Serial Timing Diagram

Specification Definitions

ACQUISITION TIME is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage.

APERTURE DELAY is the time between the fourth falling SCLK edge of a conversion and the time when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as $(\text{SINAD} - 1.76) / 6.02$ and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal ($V_{\text{REF}} - 1.5 \text{ LSB}$), after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ($\frac{1}{2}$ LSB below the first code transition) through positive full scale ($\frac{1}{2}$ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third

order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in dB.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC101S051 is guaranteed not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. $\text{GND} + 0.5 \text{ LSB}$).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding d.c.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as


$$\text{THD} = 20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$

where A_{f1} is the RMS power of the input frequency at the output and A_{f2} through A_{f6} are the RMS power in the first 5 harmonic frequencies.


THROUGHPUT TIME is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time.

Typical Performance Characteristics


$T_A = +25^\circ\text{C}$, $f_{\text{SAMPLE}} = 200 \text{ kSPS}$ to 500 kSPS ,
 $f_{\text{SCLK}} = 4 \text{ MHz}$ to 10 MHz , $f_{\text{IN}} = 100 \text{ kHz}$ unless otherwise stated.




20144760




20144761




20144765



20144766




20144763




20144764


Typical Performance Characteristics $T_A = +25^\circ\text{C}$, $f_{\text{SAMPLE}} = 200 \text{ kSPS}$ to 500 kSPS , $f_{\text{SCLK}} = 4 \text{ MHz}$ to 10 MHz , $f_{\text{IN}} = 100 \text{ kHz}$ unless otherwise stated. (Continued)




20144767




20144768



20144769



20144762




20144755

Applications Information

1.0 ADC101S051 OPERATION


The ADC101S051 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter. Simplified schematics of the ADC101S051 in both track and hold modes are shown in *Figure 3* and *Figure 4*, respectively. In *Figure 3*, the device is in track mode: switch SW1 connects the sampling capacitor to the input and SW2 balances the comparator inputs. The device is in this state until \overline{CS} is brought low, at which point the device moves to hold mode.

Figure 4 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK following assertion of \overline{CS} .



20144709

FIGURE 3. ADC101S051 in Track Mode



20144710

FIGURE 4. ADC101S051 in Hold Mode

2.0 USING THE ADC101S051

The serial interface timing diagram for the ADC101S051 is shown in *Figure 2*. \overline{CS} is chip select, which initiates conversions on the ADC101S051 and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream.

Basic operation of the ADC101S051 begins with \overline{CS} going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK will be labelled with reference to the falling edge of \overline{CS} ; for example, "the third falling edge of SCLK" shall refer to the third falling edge of SCLK after \overline{CS} goes low.

At the fall of \overline{CS} , the SDATA pin comes out of TRI-STATE and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of \overline{CS} . The converter moves from hold mode to track

mode on the 13th rising edge of SCLK (see *Figure 2*). The SDATA pin will be placed back into TRI-STATE after the 16th falling edge of SCLK, or at the rising edge of \overline{CS} , whichever occurs first. After a conversion is completed, the quiet time (t_{QUIET}) must be satisfied before bringing \overline{CS} low again to begin another conversion.

Sixteen SCLK cycles are required to read a complete sample from the ADC101S051. The sample bits (including leading or trailing zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent rising edges of SCLK. The ADC101S051 will produce three leading zero bits on SDATA, followed by ten data bits, most significant first. After the data bits, the ADC101S051 will clock out two trailing zeros.

If \overline{CS} goes low before the rising edge of SCLK, an additional (fourth) zero bit may be captured by the next falling edge of SCLK.

Applications Information (Continued)

3.0 ADC101S051 TRANSFER FUNCTION

The output format of the ADC101S051 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC101S051 is $V_A/1024$. The ideal transfer characteristic is shown in Figure 5. The transition from an output code of 00 0000 0000 to a code of 00 0000 0001 is at 1/2 LSB, or a voltage of $V_A/2048$. Other code transitions occur at steps of one LSB.




FIGURE 5. Ideal Transfer Characteristic

4.0 TYPICAL APPLICATION CIRCUIT

A typical application of the ADC101S051 is shown in Figure 6. Power is provided in this example by the National Semiconductor LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network located close to the ADC101S051. Because the reference for the ADC101S051 is the supply voltage, any noise on the supply will degrade device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC101S051 supply pin. Because of the ADC101S051's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The three-wire interface is shown connected to a microprocessor or DSP.




FIGURE 6. Typical Application Circuit

5.0 ANALOG INPUTS

An equivalent circuit for the ADC101S051's input is shown in Figure 7. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should the analog input go beyond $(V_A + 300 \text{ mV})$ or $(\text{GND} - 300 \text{ mV})$, as these ESD diodes will begin conducting, which could result in erratic operation.

The capacitor C1 in Figure 7 has a typical value of 4 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the track / hold switch, and is typically 500 ohms. Capacitor C2 is the ADC101S051 sampling capacitor and is typically 26 pF. The ADC101S051 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC101S051 to sample AC signals. Also important when sampling dynamic signals is an anti-aliasing filter.




FIGURE 7. Equivalent Input Circuit

6.0 DIGITAL INPUTS AND OUTPUTS

The ADC101S051 digital inputs (SCLK and $\overline{\text{CS}}$) are not limited by the same maximum ratings as the analog inputs. The digital input pins are instead limited to +5.25V with respect to GND, regardless of V_A , the supply voltage. This allows the ADC101S051 to be interfaced with a wide range of logic levels, independent of the supply voltage.

7.0 MODES OF OPERATION

The ADC101S051 has two possible modes of operation: normal mode, and shutdown mode. The ADC101S051 enters normal mode (and a conversion process is begun) when $\overline{\text{CS}}$ is pulled low. The device will enter shutdown mode if $\overline{\text{CS}}$ is pulled high before the tenth falling edge of SCLK after $\overline{\text{CS}}$ is pulled low, or will stay in normal mode if $\overline{\text{CS}}$ remains low. Once in shutdown mode, the device will stay there until $\overline{\text{CS}}$ is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade-off throughput for power consumption.

7.1 Normal Mode

The fastest possible throughput is obtained by leaving the ADC101S051 in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously, $\overline{\text{CS}}$ must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing $\overline{\text{CS}}$ low).

If $\overline{\text{CS}}$ is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE (truncating the output word).

Sixteen SCLK cycles are required to read all of a conversion word from the device. After sixteen SCLK cycles have elapsed, $\overline{\text{CS}}$ may be idled either high or low until the next

Applications Information (Continued)

conversion. If \overline{CS} is idled low, it must be brought high again before the start of the next conversion, which begins when \overline{CS} is again brought low.

After sixteen SCLK cycles, SDATA returns to TRI-STATE. Another conversion may be started, after t_{QUIET} has elapsed, by bringing \overline{CS} low again.

7.2 Shutdown Mode

Shutdown mode is appropriate for applications that either do not sample continuously, or it is acceptable to trade throughput for power consumption. When the ADC101S051 is in shutdown mode, all of the analog circuitry is turned off.

To enter shutdown mode, a conversion must be interrupted by bringing \overline{CS} high anytime between the second and tenth falling edges of SCLK, as shown in Figure 8. Once \overline{CS} has been brought high in this manner, the device will enter shutdown mode, the current conversion will be aborted and SDATA will enter TRI-STATE. If \overline{CS} is brought high before the second falling edge of SCLK, the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the CS line.




FIGURE 8. Entering Shutdown Mode




FIGURE 9. Entering Normal Mode

To exit shutdown mode, bring \overline{CS} back low. Upon bringing \overline{CS} low, the ADC101S051 will begin powering up (power-up time is specified in the Timing Specifications table). This microsecond of power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 9.

If \overline{CS} is brought back high before the 10th falling edge of SCLK, the device will return to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the \overline{CS} line. To exit shutdown mode and remain in normal mode, \overline{CS} must be kept low until after the 10th falling edge of SCLK. The ADC101S051 will be fully powered-up after 16 SCLK cycles.

8.0 POWER MANAGEMENT

The ADC101S051 takes time to power-up, either after first applying V_A , or after returning to normal mode from shutdown mode. This corresponds to one "dummy" conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADC101S051 will perform conversions properly. Note that the t_{QUIET} time must still be included between the first dummy conversion and the second valid conversion.

When the V_A supply is first applied, the ADC101S051 may power up in either of the two modes: normal or shutdown. As such, one dummy conversion should be performed after start-up, exactly as described in the previous paragraph. The part may then be placed into either normal mode or the shutdown mode, as described in Sections 7.1 and 7.2.

When the ADC101S051 is operated continuously in normal mode, the maximum throughput is $f_{\text{SCLK}} / 20$. Throughput may be traded for power consumption by running f_{SCLK} at its maximum rate and performing fewer conversions per unit time, raising the ADC101S051 \overline{CS} line after the 10th to 15th clock cycle between conversions. A plot of typical power consumption versus throughput is shown in the Typical Performance Curves section. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power consumption. Note that the curve of power consumption vs. throughput is essentially linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

Applications Information (Continued)


9.0 POWER SUPPLY NOISE CONSIDERATIONS

The charging of any output load capacitance requires current from the power supply, V_A . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce"

noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

To keep noise out of the power supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 25 pF, use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and maintain noise performance.

Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MF06A (Rev B)

6-Lead SOT-23
Order Number ADC101S051CIMF, ADC101S051CIMFX
NS Package Number MF06A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560