Synchronizing Signal Generator for 1/2" CCD

15E D 8180798 0001659 8

LZ92E60

T-41-55

LZ92E60

Synchronizing Signal Generator for 1/2" CCD

Description

The LZ92E60 is a CMOS LSI which generates the synchronizing pulses conforming to two diffrent television standard and the pulses required in processing the signals from CCD area sensors (LZ2111J, LZ2112J, LZ2121J or LZ2122J).

It can be used in combination with the timing LSI (LZ92E62 or LZ93N25).

Features

- 1. Switchable between NTSC and PAL mode.
- 2. Switchable between the 1/2"CCDs of 542 horizontal pixels and 726 horizontal pixels.
- 3. Single +5V power supply.
- 4. 44-pin quad flat package.





Synchronizing Signal Generator for 1/2" CCD

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{cc}	-0.3 to $+7$	• V
Input voltage	VI	-0.3 to V _{CC} +0.3	V
Output voltage	Vo.	-0.3 to V _{cc} +0.3	V
Output current	Io	7	mA
Power dissipation	P _D	500	m₩
Operating temperature	Topr	-10 to $+70$	C
Storage temperature	T _{stg}	-55 to +150	C

All voltages are in reference to the substrate voltage (GND).

Recommemded Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{cc}	4.5	5	5.5	V
Operating temperature	Topr	-10		+70	°C

DC Characteristics

 $(V_{DD}=5V\pm10\%, Ta=-10 \text{ to } +70^{\circ}\text{C})$

8180798 0001660 4

1SE D

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Note
Input "Low" voltage	VIL				1.5	V	1
Input "High" voltage	V _{IH}		3.5			V	· ·
Input "High" threshold voltage	V _{T+}	Schmitt buffer			3.7	v	
Input "Low" threshold voltage	V _T -	Schmitt buffer	1.0	<u>.</u> .		v	2
Hysteresis voltage	$V_{T+}-V_{T-}$	Schmitt buffer	0.4		2.0	V	
Output "Low" voltage	V _{OL1}	I _{OL} =4mA		0.4	v	3	
Output "High" voltage	V _{OH1}	$I_{OH} = -2mA$	4.0			V	J
Output "Low" voltage	V _{OL2}	I _{OL} =0mA			0.1	V	
Output "High" voltage	V _{OH2}	I _{OH} =0mA	$V_{cc} - 0.1V$			v	
Current consumption 1	I _{CC1}	$V_{IN} = V_{CC}$ or GND			10.0	μA	
Current consumption 2	I _{CC2}	$V_{IN} = V_{CC} \text{ or } 0V$ f=10MHz		•	30.0 _.	mA	
Operating frequency	f	·		27		MHz	
T . 4677' 1 99	I _{IH1}	$V_{IH} \Rightarrow V_{CC}$	-1.0		1.0	μA	4
Input "High" current	I _{IH2}	$V_{IH} = V_{CC}$	8.0		50.0	μA	5
Input "I out" ourset	I _{IL1}	V _{IL} =0V	-1.0		. 1.0	. μ A	4
Input "Low" current	I _{IL2}	$V_{IL} = 0V$	-50.0		-8.0	μA	6
Output leakage current	I _{OZ} .	High impedance state	-1.0		1.0	μA	7

Note 1 : Applied to all inputs except for VRI inputs. Note 2 : Applied to all pins which have Schmitt input buffers at CMOS level.

Note 3 : Applied to all inputs which have schultt input outers at CMOS level. Note 4 : Applied to all inputs which have no pull-up and pull-down resistors. Note 5 : Applied to all inputs which have input buffers with pull-down resistors. Note 6 : Applied to all inputs which have input buffers with pull-up resistors. Note 7 : Applied to EOO output.

538

SHARF

LZ92E60

T-41-55

12E D 8180798 0001661 6

Synchronizing Signal Generator for 1/2" CCD

LZ92E60

	n Functio	'n	• •	T-41-55
			D'	Function
n No.	Symbol	I/O	Pin name Color frame	A pulse to control color frame ; Occurs at every 4 fields in NTSC
1	CFMO	0	output	mode, occurs at every 8 fields in PAL mode.
				An input pin for color frame pulses ; Connect to CFMO (pin 1) in
	OFMI	IC.	Color frame	internal sync. mode.
2 CFMI		IC	input	Connect to L level when 4FSC (pin 43) is set to L level.
-		TCD	Test pin 3	A test pin. Set open or to L level in the normal mode.
3	TST ₃	ICD	Test pill 3	An output pin for color subcarrier. The frequency of the signal is
	80	0	Subcarrier	1/4 the 4FSC frequency (pin 43). The signal is reset by color frame
4 SC ₁		output 1	pulses CFMI (pin 2).	
				An output pin for color subcarrier. When the phase of $SC_1(pin 4)$ is
			Subcarrier	180 degree, the phase of SC ₂ is 90 degree in NTSC mode ; in PAL
5	SC ₂	0	output 2	mode, the phase of SC_2 is 90 degree when LSW (pin 14) is Low and
	· ·		output 2	270 degree when LSW is High.
	GND	····	Ground	A ground pin.
6			Wide Hor.	An output pin for wide Hor. drive pulse. The pulse width is equal to
7	WHD	0.	drive output	that of PBLK (pin 39) and is the repetition of horizontal frequency.
			Vertical	An external reset signal input pin to reset the internal vertical coun-
8	VRI	ICSU	reset	ter. Set to H level in normal mode.
9	BF	0	Burst flag	A pulse to define burst period.
				NTSC mode : H level.
10 BFBL	0	Burst flag blanking	PAL mode : L level during the blanking period of BF (pin 9) other-	
			wise, stays at H level.	
11	TVM ₂	IC	TV mode 2	Set to level.
	1 4 1412			An input pin to select TV standards.
12	TVM1	IC	TV mode 1	NTSC mode : L level, PAL mode : H level
	<u> </u>		Line switch	An input pin to reset the output from LSW (pin 14). Set to H level
13	LRST	ICU	reset	in normal mode.
			-	The signal switches between H and L at every line. It is set to low
14	LSW	0.	Line switch	level at the 1st line of the 1st field, when in internal sync.
			Encoder	A clamp pluse that is used for recovering DC level. The repetition
15	ENCP	• • • •	DC clamp	is at a horizontal frequency.
	+			Composite blanking pulses.
16	CBLK	Ō	Composite	in NTSC mode ; H : 11.01 µs, V : 20H period
10		1	blanking	in PAL mode ; H : 12.12μ s, V : 25H period
			Composite	A composite sync. signal that comforms to RS-170 in NTSC mode
17	CSYNC	0	synchronizing	
-•		[_	signal	and to CCIR in PAL mode.
18	TST₅	I	Test pin 5	A test pin. Set open or to L level in normal mode.
			Frame read	A clock output that is used for video servo. The pulse occurs at 2nd
19	FRP ₂	0	pulse 2	field and its repetition is frame period.
		-	Frame read	A clock output that is used for video servo. The pulse occurs at 1st
20	FRP ₁	0	pulse 1	field and its repetition is frame period.
21	CKM ₂	IC	Clock mode 2	Set to L level.
	2			A pin to select the factor of frequency division.
		1		Division 1/3 1/4
22	CKM1	IC	Clock mode 1	CKM ₁ Low High
		1.	•	Pixels NTSC 270,000 360,000
		1		PAL 320,000 420,000
23	. TST ₄	ICD	Test pin 4	A test pin. Set open or to L level in normal mode.
			Hor.blanking	A pulse that corresponds to the cease period of the horizontal
24	HBLK	0	pulse	transfer pulse.

5

-SHARP

12E D 8190348 0001665 8

Synchronizing Signal Generator for 1/2" CCD

LZ92E60

		<u> </u>		T-41-55
'in No.	Symbol	I/O	Pin name	Function
		•		An input pin to stop or continue BCP_1 (pin 37) and BCP_2 (pin 38)
	•		Clama aulas	pulses within the vertical blanking period.
25	CPMD	IC	Clamp pulse	L level : continuous output of BCP ₁ and BCP ₂ .
		• .	mode select	H level : becomes low level during the absence of effective pixels
			•	within V blanking period.
26	GND		Ground	A ground pin.
				An input pin for reference clock.
-				Connect to DO (pin 3) of timing IC (LZ92E62); following frequencies
				appear on this pin;
				NTSC mode :
27	CLKI	IC	Main clock	9.534964MHz when $CKM_1 = Low$
2.	U LIN			12.713285MHz when CKM_1 =High
				PAL mode:
			•	9,656250MHz when $CKM_1 = Low$
				12.875000MHz when CKM ₁ =High
- 10	V		Dowor overlu	
28	V _{cc}		Power supply	Supply +5V power.
			Dhasa	Phase comparator output for input signals RPI (pin 32) and CPI (pin 20)
00	BOO	T O	Phase	30).
29	EOO	ТО	comparator	When CPI is advanced, output is Low.
			output	When CPI is delayed, output is High.
				When phases are equal, output is high impedance.
•			Hor.	An input pin for comparison Hor. signal to the phase comparator.
30	CPI	IC	comparison .	Connect to SCHD (pin 33) when comparator is used.
			input	Set to Low when comparator is not used.
31	HD	0	Hor.drive	The pulse occurs at the start of lines. Connect to HDI (pin 2) of
51		0	pulse	timing IC (LZ92E62).
			Hor. reference	An input pin for the reference Hor. signal to the phase comparator.
32	RPI	IC		Connect to HD (pin 31) when comparator is used.
			input	Set to Low when comparator is not used.
				A Hor. sync. pulse obtained by dividing 4FSC (pin 43)
				NTSC mode : dividing into 1/910 4FSC.
				PAL mode : dividing into 1/1135 4FSC ordinarilly and dividing into
33	SCHD	0	Subcarrier H	1/1137 4FSC during one Hor. period within the V blanking.
				When the PLL is composed of SCHD and HD, sufficient time con-
			· · · ·	stant of low pass filter should be taken due to they include f _H and min.
				$f_v/2$ of frequency components.
_				The pulse occurs at the start of every fields. Connect to VDI (pin
34	VD	0	V drive pulse	1) of timing IC (LZ92E62).
	· · · · ·			The pulse is used for detecting field.
		-		NTSC 1st field : L level.
35	FL	0	Field index	2nd field : H level
00	1 · 1		pulse	PAL 1st and 3rd fields : L level
			-	2nd and 4th fields : H level
				The pulse input pin is used to cease the BCP_1 (pin 37) and BCP_2
26	CPBL		Blanking	
36	CrBL	BL IC	clamp pulses	(pin 38) outputs.
				When the input is high, BCP ₁ (pin 37) and BCP ₂ (pin 38) are Low.
			Optical	A pulse to clamp the optical black signal. This pulse is continuous at
37	BCP ₁	0	black clamp	Hor. cycle. When CPMD is high, output stays low during the absence
		-	pulse 1	of effective pixels within the Ver. blanking, otherwise is continuous at
			-	Hor. cycle.
38	BCP ₂	0	Optical black	BCP_2 is the same as BCP_1 (pin 37) excepting that BCP_2 is delayed
00	1 0012		clamp pulse 2	by 9μ s from BCP ₁ .

SHARP

15E D 📕 8180798 0001663 T

T-41-55

..

Synchronizing Signal Generator for 1/2" CCD

LZ92E60

Pin No.	Symbol	I/O	Pin name	Function
39	PBLK	0	Pre-blanking pulse output	Equivalent to CBLK (pin 16) pulse except for shorter pulse width with cut-off trailing edge.
40	HG ₁	0	Line index pulse 1	The pulse is used in color separator. The signal switches between H and L at every lines. It resets at the 14th line when in NTSC mode, and at the 9th line when in PAL mode.
41	HG ₂	0	Line index pulse 2	The pulse is used in color separator. The signal switches between H and L at every lines. It resets at the 277th line when in NTSC mode, and at the 322nd line when in PAL mode.
42	WBLK	0	Wide blanking output	Equivalent to CBLK (pin 16) excepting that its pulse width is wider than that of CBLK.
43	4FSC	IC	4FSC input	An input pin for the signal 4 times the color subcarrier frequency. NTSC mode : 14.318180 MHz PAL mode : 17.734475 MHz Connect to L level, when SC_1 (pin 4) and SC_2 (pin 5) signals are not required.
44	TST ₁	ICD	Test pin 1	A test pin.Set open or to L level in the normal mode.

IC : Inputs (CMOS level). ICD : Inputs (CMOS level, with pull-down resistor). ICSU : Schmitt-trigger Inputs (CMOS level, with pull-up resistor). ICU : Inputs (CMOS level, with pull-up resistor). O : Outputs. TO : Tri-state-Output.

- A LINE

SHARF

36 1	0100	149	0007664
			•

T-41-55

Synchronizing Signal Generator for 1/2" CCD	
---	--

Timing Diagram

(1) NTSC vertical timing



(2) NTSC WBLK vertical timing



HARP

Synchronizing Signal Generator for 1/2" CCD

LZ92E60

T-41-55

- 77

(3) NTSC horizontal timing



5

SHARP

Synchronizing Signal Generator for 1/2" CCD

LZ92E60

T-41-55

(4) PAL vertical timing



(5) PAL WBLK vertical timing



SHARP

15E D

Synchronizing Signal Generator for 1/2" CCD

T-41-55

LZ92E60

(6) PAL horizontal timing



x = 2.28 : 512 pixels (CKM₁ = "Low") 2.33 : 680 pixels (CKM₁ = "High") y = 2.90 : 512 pixels (CKM₁ = "Low") 2.87 : 680 pixels (CKM₁ = "High")

5

SHARP