

LZ92E19

Timing Pulse Generator LSI for 2/3" CCD


Description

The LZ92E19 is a CMOS timing pulse generator LSI. Used in combination with the LZ92B31 defect compensator LSI, it provides drive timing pulses, color separation sampling pulses and signal processing pulses for 2/3" CCD area sensor.

Features

- Applicable to both NTSC and PAL systems
- Applicable to both field and frame integration modes
- Applicable to four different color filter orders
 - Color filter coordinate of RGB order (frame integration mode) B G R G R B B G B G R G R G
 - Green stripe order (frame integration mode) B G B G B G R G R G
 - Mg-G alternate and Ye-Cy complement order (field integration mode) Ye Cy Mg G Ye Cy G Mg Ye Cy G Mg Cy Ye G Mg
 - Ye-Cy alternate and Mg-G complement order (field integration mode) Ye Cy G Mg Ye Cy G Mg Cy Ye G Mg
- 48-pin quad flat package

Pin Connections




*Combination of the LZ92B31 defect compensator LSI, ROM recorded with the address of a defective pixels and the IR3P47 process IC or an S/H circuit allows compensation of signals preceding by one pixel in black-and-white, and by two pixels in color.

SHARP

T-41-55

Block Diagram



5

SHARP

555

Timing Pulse Generator LSI for 2/3" CCD

LZ92E19

T-41-55

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Supply voltage	V _{CC}	7	V	1
Input voltage	V _I	-0.3 to V _{CC} +0.3	V	2
Output voltage	V _O	-0.3 to V _{CC} +0.3	V	
Operating temperature	T _{opr}	-10 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

Note 1 : The maximum applicable voltage on any pin with respect to GND.

Note 2 : The maximum applicable voltage on input pin excepting V_{CC} with respect to GND.**Recommended Operating Conditions**(V_{CC} = +5V ± 5%, T_a = -10 to +70°C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CC}	4.75	5	5.25	V
Operating temperature	T _{opr}	-10		+70	°C

Electrical Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input "Low" voltage	V _{IL}				0.8	V	1
Input "High" voltage	V _{IH}		2.0			V	1
Output "Low" voltage	V _{OL}	I _{OL} =4mA			0.4	V	2
Output "High" voltage	V _{OH}	I _{OH} =-2mA	4.0			V	2
Input "Low" current	I _{IL1}	V _I =0V			10	μA	3
	I _{IL2}	V _I =0V	10		50	μA	4
Input "High" current	I _{IH}	V _I =V _{CC}			10	μA	2
Current consumption 1	I _{CC1}	V _{IN} =V _{CC} or GND			10	μA	
Current consumption 2	I _{CC2}	V _{IN} =V _{CC} , f=19MHz V _{IN} =0V during pattern operation			50	mA	

Note 1 : Applied to all input pins.

Note 2 : Applied to all output pins.

Note 3 : Applied to pins X₁, TES₁, TES₂ and TES₃.Note 4 : Applied to pins PC, CH, NTSC, DX, STO, M₁, M₂, M₃, M₄, FIE and CON.

SHARP

Pin Functions

Pin No.	Symbol	I/O	Pin name	Description
1	FS ₁	O	Sampling pulse 1	The FS ₁ pin outputs a pulse to sample and hold the CCD signal for defect compensation, used in combination with the defect compensation ROM. It does not sample and hold the signals preceding a defective pixels by one and two pixels.
2	FS ₃	O	Sampling pulse 3	The FS ₃ pin outputs a pulse to sample and hold the CCD signal. It outputs consecutive pulses irrespective of defect compensation.
3	FS ₂	O	Sampling pulse 2	The FS ₂ pin outputs a pulse to sample and hold a signal preceding a defective pixel by two pixels. It outputs at the position where there is a defective pixel.
4	X ₁	I	Clock input	The X ₁ pin inputs a reference clock oscillation. Frequency for NTSC system : 19.164333MHz Frequency for PAL system : 19.031250MHz
5	X ₂	O	Clock output	The X ₂ pin outputs a reference clock oscillation.
6	MSC	O	1/2 dividing output	The MSC pin outputs 1/2 dividing pulse of a reference clock. The output phase is a consecutive signal which has the same phase as the FH ₁ .
7	V _{SS}	—	Ground	The V _{SS} is a ground pin.
8	TES ₃	I	Test 3	The TES ₃ input pin is used to test, and is normally kept Low.
9	PC	IU	Pulse control	The PC pin controls the SP ₁ (pin 39) and SP ₂ (pin 40). The PC pin going Low allows both SP ₁ and SP ₂ pins to go Low.
10	CH	IU	Color filter order selection	The CH pin selects the timing of SP ₁ (pin 39), SP ₂ (pin 40), SE (pin 41) and ID (pin 45)-in accordance with the CCD color filter order, used in combination with the FIE (pin 32).
11	NTSC	IU	NTSC/PAL	The NTSC pin selects the TV system.
12	V _{DD}	—	+5V power supply	The V _{DD} is a +5V power supply pin.
13	DX	IU	ROM data input	The DX pin inputs the ROM data of defective position on CCD horizontal pixels. It must be kept High or open when not in use.
14	STO	IU	Strobe input	The STO pin inputs strobe pulses used to input the ROM data of defective position on CCD horizontal pixels.
15	FH ₁	O	Horizontal transfer pulse	The FH ₁ pin outputs the CCD horizontal transfer pulse. It is connected to the φ H1 through the inverted boost driver.
16	FH ₂	O	Horizontal transfer pulse	The FH ₂ pin outputs the CCD horizontal transfer pulse. It is connected to the φ H2 through the inverted boost driver.
17	FR	O	Reset pulse	The FR pin outputs the CCD reset pulse. It is connected to the φ R through the inverted boost driver.
18	V4A	O	Vertical transfer pulse	The V4A pin outputs the CCD vertical transfer pulse. It is connected to the φ V4 through the inverted driver.
19	V2B	O	Vertical transfer pulse	The V2B pin outputs a pulse which transfers the CCD photo diode charge to the vertical register.
20	V3A	O	Vertical transfer pulse	The V3A pin outputs the CCD vertical transfer pulse. It is connected to the φ V3 through the inverted driver.
21	V1A	O	Vertical transfer pulse	The V1A pin outputs the CCD vertical transfer pulse. It is connected to the φ V1 through the inverted driver.
22	V1B	O	Vertical transfer pulse	The V1B pin outputs the pulse which transfers the CCD photo diode charge to the vertical register.
23	V2A	O	Vertical transfer pulse	The V2A pin outputs the CCD vertical transfer pulse. It is connected to the φ V2 through the inverted driver.
24	M ₁	IU	FCDS phase control	The M ₁ and M ₂ pins control the phase of the FCDS (pin 37) with respect to the FH ₁ .
25	M ₂	IU		
26	M ₃	IU		
27	M ₄	IU	FS phase control	The M ₃ and M ₄ pins control the phase of the FS ₁ (pin 1), FS ₃ (pin 2), FS ₂ (pin 3) and FS (pin 38) with respect to the FH ₁ .
28	TES ₁	I	Test 1	The TES ₁ is a test pin, and normally kept Low.
29	TES ₂	I	Test 2	The TES ₂ is a test pin, and normally kept Low.



SHARP

Pin No.	Symbol	I/O	Pin name	Description
30	V _{DD}	—	+5V power supply	The V _{DD} is a +5V power supply pin.
31	V _{SS}	—	Ground	The V _{SS} is a ground pin.
				The FIE input selects the CCD integration mode. • High level : field integration mode • Low level : frame integration mode
32	FIE	IU	Field/Frame selection	The V1A (pin 21), V2A (pin 23), V3A (pin 20), V4A (pin 18), V1B (pin 22) and V2B (pin 19) make a change in pulse output timing. The FIE input in combination with the CH input (pin 10) allows the SP ₁ (pin 39), SP ₂ (pin 40), SE (pin 41) and ID (pin 45) to be output with the signals according to CCD color filter order.
				The CON input pin selects the SSG. • High level : LR3740 • Low level : LR3740N MN6064R (NTSC system) MN6160PA, B (PAL system)
34	HD _{IN}	I	H reference input	The HD _{IN} pin is connected to the HP (pin 17) of the defect compensation IC LZ92B31 in order to input an horizontal reference signal synchronized with the X ₁ (pin 4).
				The VD _{IN} pin inputs the vertical reference signal from SSG • NTSC system : LR3740N—VD* LR3740—VD* MN6064R—VP* • PAL system : MN6160PA, PB—VP*
35	VD _{IN}	I	V reference input	* The pulses must be input without changing their polarity. However, the MN system requires level change.
36	CL	O	Cleaning pulse	The CL pin outputs a pulse for cleaning the CCD signal during pause time of horizontal transfer pulse.
37	FCDS	O	CDS pulse	The FCDS pin outputs a pulse to reduce Low band noise of CCD signal.
38	FS	O	Sampling pulse	The FS pin outputs a pulse to sample and hold the CCD signal.
				The SP ₁ pin outputs a pulse for color separation to sample and hold the CCD signal. • Frame integration : Sample and hold the signal for G • Field integration : Sample and hold the signal for Mg+Cy or Mg+Ye
39	SP ₁	O	Color sampling pulse	The SP ₂ pin outputs a pulse for color separation to sample and hold the CCD signal. • Frame integration : Sample and hold the signal for G or B • Field integration : Sample and hold the signal for G+Cy or G+Ye
				The SE pin outputs a pulse which will be inverted for every CCD pixel signal. The pulse is changed by the FIE (pin 32) and the CH (pin 10). It is used in : • Frame integration for formation of high band luminous signal • Field integration for color separation based upon synchronous detection.
41	SE	O	Color selection signal	The BLK pin outputs a consecutive blanking pulse with 1H cycle. It is used for the circuit preceding encoder.
42	BLK	O	Pre-blanking pulse	The CP ₁ outputs a consecutive clamp pulse with 1H cycle. It is used for in the matrix circuit.
43	CP ₁	O	Clamp pulse 1	The GP ₁ outputs a pulse to clamp optical black signals from CCD. It is a composite output which goes Low during the absence of effective pixels within the vertical blanking period.
44	GP ₁	O	Optical black clamp pulse 1	The ID pin outputs a line index pulse for color separation. To input the FIE (pin 32) and the CH (pin 10) changes the output timing.
45	ID	O	Index pulse	The CP ₂ pin outputs a consecutive clamp pulse with 1H cycle. It is used in the encoder circuit.
46	CP ₂	O	Clamp pulse 2	

SHARP

Pin No.	Symbol	I/O	Pin name	Description
47	F	O	Field pulse	The F pin outputs a field reference pulse. High level : NTSC ODD field PAL 2nd, 4th field Low level : NTSC EVEN field PAL 1st, 3rd field
48	GP ₂	O	Optical black pulse 2	The GP ₂ outputs a pulse to clamp optical black signals from CCD. It is delayed approx. 600ns in phase with respect to the GP ₁ (pin 43).


I : Input pin

IU : Input pin with a pull-up resistor


O : Output pin

Timing Diagram**(1) Field transfer****• NTSC (Odd field)**

A : Ye+Mg
 B : Cy+G
 C : Ye+G
 D : Cy+Mg



5

• PAL (2nd and 4th Field)

SHARP


Timing Pulse Generator LSI for 2/3" CCD

LZ92E19

T-41-55


(2) Field transfer

- NTSC (Even field)




* φV₁-φV₄ pulses apply to the CCD.

- PAL (1st and 3rd Field)



(3) Frame transfer

- NTSC (Odd field)




SHARP

Timing Pulse Generator LSI for 2/3" CCD

LZ92E19

T-41-55


- PAL (2nd and 4th Field)



* ϕ V₁- ϕ V₄ pulses apply to the CCD.


(4) Frame transfer

- NTSC (Even field)



* ϕ V₁- ϕ V₄ pulses apply to the CCD.

- PAL (1st and 3rd Field)




SHARP

Timing Pulse Generator LSI for 2/3" CCD


LZ92E19

T-41-55


- NTSC (Sharp LR3740N, Panasonic MN6064)




Field transfer (Enlarged timing of the area marked with \otimes)



Frame transfer (Enlarged timing of the area marked with \otimes)



- NTSC (Sharp LR3740)




SHARP

Timing Pulse Generator LSI for 2/3" CCD


LZ92E19

T-41-55

Field transfer




Frame transfer




(5) PAL

Panasonic MN6160B




5

Field transfer





Frame transfer



SHARP

563

**Pulse output timing of FS, FS₁, FS₂, FS₃, SP₁ and SP₂ for defect compensation**

The LZ92B31 defect compensation IC in combination with a ROM recorded with defect pixel addresses will output the following pulses.

Note 1 : The FS₁ will skip one pulse at the position where there is a signal of defective pixel.

Note 2 : The FS₁ will skip two pulses at the position where there are signals


of a defective pixel and preceding by one pixel.
Note 3 : The FS₃ will generate one pulse at the position where there is a signal of defective pixel.

Note 4 : The FS₂ always outputs a consecutive pulse.

Note 5 : The SP₁ and SP₂ will skip one pulse at the position to sample and hold a signal of defective pixel.

SHARP

■ Application Circuit Example



SHARP

565