



## 128K × 8 ELECTRICALLY ERASABLE EPROM


### GENERAL DESCRIPTION

The W27E010 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 131072 × 8 bits that operates on a single 5 volt power supply. The W27E010 provides an electrical chip erase function.


### FEATURES

- High speed access time:  
45/55/70/90/120 nS (max.)
- Read operating current: 30 mA (typ.)
- Erase/Programming operating current:  
1 mA (typ.)
- Standby current: 5 µA (typ.)
- Single 5V power supply
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 450 mil SOP and PLCC

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A16	Address Inputs
Q0–Q7	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Enable
V <sub>PP</sub>	Program/Erase Supply Voltage
V <sub>CC</sub>	Power Supply
GND	Ground
NC	No Connection

### FUNCTIONAL DESCRIPTION



## Read Mode

Like conventional UVEPROMs, the W27E010 has two control functions, both of which produce data at the outputs.

$\overline{CE}$  is for power control and chip select.  $\overline{OE}$  controls the output buffer to gate data to the output pins. When addresses are stable, the address access time ( $T_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $T_{CE}$ ), and data are available at the outputs  $T_{OE}$  after the falling edge of  $\overline{OE}$ , if  $T_{ACC}$  and  $T_{CE}$  timings are met.

## Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27E010 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when  $V_{PP}$  is raised to  $V_{PE}$  (14V),  $V_{CC} = V_{CE}$  (5V),  $\overline{CE} = V_{IL}$ , (0.8V or below but higher than GND),  $\overline{OE} = V_{IH}$  (2V or above but lower than  $V_{CC}$ ),  $A_9 = V_{HH}$  (14V),  $A_0 = V_{IL}$ , and all other address pins equal  $V_{IL}$  and data input pins equal  $V_{IH}$ . Pulsing  $\overline{PGM}$  low starts the erase operation.

## Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if  $V_{PP} = V_{PE}$  (14V),  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ ,  $\overline{PGM} = V_{IH}$ .

## Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when  $V_{PP}$  is raised to  $V_{PP}$  (12V),  $V_{CC} = V_{CP}$  (5V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IH}$ , the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing  $\overline{PGM}$  low starts the programming operation.

## Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if  $V_{PP} = V_{PP}$  (12V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

## Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When  $CE = V_{IH}$ , erasing or programming of non-target chips is inhibited, so that except for the  $CE$ , the W27E010 may have common inputs.



## Standby Mode

The standby mode significantly reduces Vcc current. This mode is entered when  $\overline{CE} = V_{IH}$ . In standby mode, all outputs are in a high impedance state, independent of OE and PGM.

## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27E010 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (Isb), active current levels (Icc), and transient current peaks produced by the falling and rising edges of  $\overline{CE}$ . Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1 \mu F$  ceramic capacitor connected between its Vcc and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a  $4.7 \mu F$  electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

## TABLE OF OPERATING MODES

$V_{PP} = 12V$ ,  $V_{PE} = 14V$ ,  $V_{HH} = 12V$ ,  $V_{CP} = 5V$ ,  $X = V_{IH}$  or  $V_{IL}$

MODE	PINS							
	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	A0	A9	Vcc	$V_{PP}$	OUTPUTS
Read	$V_{IL}$	$V_{IL}$	X	X	X	Vcc	Vcc	DOUT
Output Disable	$V_{IL}$	$V_{IH}$	X	X	X	Vcc	Vcc	High Z
Standby (TTL)	$V_{IH}$	X	X	X	X	Vcc	Vcc	High Z
Standby (CMOS)	$V_{CC} \pm 0.3V$	X	X	X	X	Vcc	Vcc	High Z
Program	$V_{IL}$	$V_{IH}$	$V_{IL}$	X	X	$V_{CP}$	$V_{PP}$	DIN
Program Verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	X	X	$V_{CP}$	$V_{PP}$	DOUT
Program Inhibit	$V_{IH}$	X	X	X	X	$V_{CP}$	$V_{PP}$	High Z
Erase	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{PE}$	Vcc	$V_{PE}$	FF (Hex)
Erase Verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	X	X	Vcc	$V_{PE}$	DOUT
Erase Inhibit	$V_{IH}$	X	X	X	X	$V_{CP}$	$V_{PE}$	High Z
Product Identifier-Manufacturer	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{HH}$	Vcc	Vcc	DA (Hex)
Product Identifier-Device	$V_{IL}$	$V_{IL}$	X	$V_{IH}$	$V_{HH}$	Vcc	Vcc	01 (Hex)



## DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except Vcc, VPP and A9 Pins	-0.5 to Vcc +0.5	V
Voltage on Vcc Pin with Respect to Ground	-0.5 to +7	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### DC Erase Characteristics

(TA = 25° C ±5° C, Vcc = 5.0V ±10%, VH = 14V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>IIL</sub> or V <sub>IIH</sub>	-10	-	10	µA
Vcc Erase Current	I <sub>CP</sub>	$\overline{CE} = V_{IIL}$ , $\overline{OE} = V_{IIH}$ , PGM = V <sub>IIL</sub> , A9 = V <sub>H</sub>	-	-	30	mA
VPP Erase Current	I <sub>PP</sub>	$\overline{CE} = V_{IIL}$ , $\overline{OE} = V_{IIH}$ , PGM = V <sub>IIL</sub> , A9 = V <sub>H</sub>	-	-	30	mA
Input Low Voltage	V <sub>IIL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IIH</sub>	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V <sub>OIL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V <sub>OIH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
A9 Erase Voltage	V <sub>ID</sub>	-	13.75	14.0	14.25	V
VPP Erase Voltage	V <sub>PE</sub>	-	13.75	14.0	14.25	V
Vcc Supply Voltage (Erase)	V <sub>CE</sub>	-	4.5	5.0	5.5	V

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



## CAPACITANCE

(V<sub>CC</sub> = 5V, T<sub>A</sub> = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	6	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V	12	pF

## AC CHARACTERISTICS

### AC Test Conditions

PARAMETER	CONDITIONS	
	45/55/70 nS	90/120 nS
Input Pulse Levels	0 to 3.0V	0.45V to 2.4V
Input Rise and Fall Times	5 nS	10 nS
Input and Output Timing Reference Level	1.5V/1.5V	0.8V/2.0V
Output Load	C <sub>L</sub> = 30 pF, I <sub>OH</sub> /I <sub>OL</sub> = -0.4 mA/2.1 mA	C <sub>L</sub> = 100 pF, I <sub>OH</sub> /I <sub>OL</sub> = -0.4 mA/2.1 mA

### AC Test Load and Waveforms





## READ OPERATION DC CHARACTERISTICS

(Vcc = 5.0V ±10%)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = 0V to Vcc	-5	-	5	µA
Output Leakage Current	ILO	VOUT = 0V to Vcc	-10	-	10	µA
Standby Vcc Current (TTL input)	ISB	CE = VIH	-	-	1.0	mA
Standby Vcc Current (CMOS input)	ISB1	CE = Vcc ±0.2V	-	5	100	µA
Vcc Operating Current	Icc	CE = VIL IOUT = 0 mA f = 5 MHz	-	-	30	mA
VPP Operating Current	IPP	VPP = VCC	-	-	10	µA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.0	-	Vcc +0.5	V
Output Low Voltage	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	VOH	IOH = -0.4 mA	2.4	-	-	V
VPP Operating Voltage	VPP	-	Vcc -0.7	-	Vcc	V

## READ OPERATION AC CHARACTERISTICS

(Vcc = 5.0V ±10%, for 70, 90 and 120 nS; Vcc = 5.0V ±5% for 45, 55 nS, TA = 0 to 70° C)

PARAMETER	SYM.	W27E010-45		W27E010-55		W27E010-70		W27E010-90		W27E010-12		UNIT
		MIN.	MAX.									
Read Cycle Time	TRC	45	-	55	-	70	-	90	-	120	-	nS
Chip Enable Access Time	TCE	-	45	-	55	-	70	-	90	-	120	nS
Address Access Time	TACC	-	45	-	55	-	70	-	90	-	120	nS
Output Enable Access Time	TOE	-	20	-	25	-	30	-	40	-	55	nS
OE High to High-Z Output	TDF	-	20	-	20	-	25	-	25	-	30	nS
Output Hold from Address Change	TOH	0	-	0	-	0	-	0	-	0	-	nS

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



## DC PROGRAMMING CHARACTERISTICS

(Vcc = 5.0V ±10%, TA = 25° C ±5° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>L</sub>	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	-	-	10	µA
Vcc Program Current	I <sub>CP</sub>	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , PGM = V <sub>IL</sub>	-	-	30	mA
VPP Program Current	I <sub>PP</sub>	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , PGM = V <sub>IL</sub>	-	-	30	mA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	V <sub>ID</sub>	-	11.5	12.0	12.5	V
VPP Program Voltage	V <sub>PP</sub>	-	11.75	12.0	12.25	V
Vcc Supply Voltage (Program)	V <sub>CP</sub>	-	4.5	5.0	5.5	V

## AC PROGRAMMING/ERASE CHARACTERISTICS


(Vcc = 5.0V ±10%, TA = 25° C ±5° C)

PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
VPP Setup Time	T <sub>VPS</sub>	2.0	-	-	µS
Address Setup Time	T <sub>AS</sub>	2.0	-	-	µS
Data Setup Time	T <sub>DS</sub>	2.0	-	-	µS
PGM Program Pulse Width	T <sub>WPW</sub>	95	100	105	µS
PGM Erase Pulse Width	T <sub>WEW</sub>	95	100	105	µS
Data Hold Time	T <sub>DH</sub>	2.0	-	-	µS
OE Setup Time	T <sub>OES</sub>	2.0	-	-	µS
Data Valid from OE	T <sub>OV</sub>	-	-	150	nS
OE High to Output High Z	T <sub>DFP</sub>	0	-	130	nS
Address Hold Time after PGM High	T <sub>AH</sub>	0	-	-	µS
Address Hold Time (Erase)	T <sub>AHE</sub>	2.0	-	-	µS
CE Setup Time	T <sub>CES</sub>	2.0	-	-	µS


Note: Vcc must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## TIMING WAVEFORMS

### AC Read Waveform




### Erase Waveform






Timing Waveforms, Continued


**Programming Waveform**



## SMART PROGRAMMING ALGORITHM



## SMART ERASE ALGORITHM



**ORDERING INFORMATION**

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY Vcc CURRENT MAX. (μA)	PACKAGE
W27E010-45	45	30	100	600 mil DIP
W27E010-55	55	30	100	600 mil DIP
W27E010-70	70	30	100	600 mil DIP
W27E010-90	90	30	100	600 mil DIP
W27E010-12	120	30	100	600 mil DIP
W27E010S-45	45	30	100	450 mil SOP
W27E010S-55	55	30	100	450 mil SOP
W27E010S-70	70	30	100	450 mil SOP
W27E010S-90	90	30	100	450 mil SOP
W27E010S-12	120	30	100	450 mil SOP
W27E010P-45	45	30	100	32-pin PLCC
W27E010P-55	55	30	100	32-pin PLCC
W27E010P-70	70	30	100	32-pin PLCC
W27E010P-90	90	30	100	32-pin PLCC
W27E010P-12	120	30	100	32-pin PLCC


Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




## PACKAGE DIMENSIONS

## 32-pin P-DIP




## 32-pin SO Wide Body





## Package Dimensions, Continued

## 32-Lead PLCC

**Headquarters**

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5792647

<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

**Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

**Winbond Electronics (H.K.) Ltd.**

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

**Winbond Electronics North America Corp.**

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.  
2730 Orchard Parkway, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.