CUBI 1 100

F 158

TMS3477 28 PIN SHRINK DIP (TOP VIEW)

• SINGLE CHIP VOICE RECORDER/PLAYER
- 28 PIN SHRINK(400 MIL) DIP

- CMOS SI-GATE PROCESS

PHRASE SIZE

- SINGLE +5V POWER SUPPLY

• FULL DIGITAL CVSD WITH HIGH FIDELITY VDD2 1 28	VDD1 AP9
THREE POINTS BASE DATA SAMPLING MIC 2 24	APB
- 10 BIT D/A CONVERTOR OUTPUT WITH VSS2 4 TYPICAL 64KHZ OVER-SAMPLING CLOCK RST_ 5 CARRIER SUPPRESSION ALGORITHM REDUCES OSCIN 6	AP7 AP6 AP5
OVER-SAMPLING CARRIER NOISE OSCOUT / 22 REC_/CPO 8 21	AP4 AP3 AP2
- DRAM REFRESH COUNTER ON CHIP PAUSE_/STB_ 10 19 - DIRECT INTERFACE WITH TMS4164, STOP_/BUSY_ 11 16	AP1 AP0
MMCARE OR TMCACIORA CASI [12 ]	RAS_ DATA WE_

- INTERFACING WITH UP TO 6 DRAMS
- · SIMPLE OPERATION WITH HIGH FLEXIBILITY
- ONE TIME OPERATION FOR "RECORDING",
  "PLAY-BACK", "PAUSE" AND "STOP" IN
  KEY-INTERFACE MODE
- SIMPLE COMMAND PORT INTERFACE WITH BUSY\_ SIGNAL IN CPU-INTERFACE MODE
- CYCLIC RECORDING, RECORDING MONITOR AND DATA COMPRESSION MODE ARE AVAILABLE

ADVANCE INFORMATION

Communication behavioration on a new product.


Lecture are explicit to obserge without notice.



#### TERMINAL FUNCTIONS

VDD1 VDD2 VSS1 VSS2	+5V POWER SUPPLY FOR DIGITAL LOGIC +5V POWER SUPPLY FOR ANALOG LOGIC GROUND FOR DIGITAL LOGIC GROUND FOR ANALOG LOGIC
RST_ (INPUT)	SYSTEM RESET. ACTIVE LOW INPUT.
OSCIN (INPUT) OSCOUT (OUTPUT)	SCHMITT TYPE OSCILLATOR INPUT. OSCILLATOR OUTPUT
MIC (INPUT)  SPKR (OUTPUT)	ANALOG SIGNAL INPUT FOR RECORDING. BIASED IN 1/2 VDD LEVEL INTERNALLY. PEAK TO PEAK VOLTAGE LEVEL OF ANALOG INPUT SIGNAL MUST BE WITHIN 1/2 VDD RANGE WITH COUPLING CONDENSER. 10 BIT D/A OUTPUT FOR PLAY-BACK. BIASED IN 1/2 VDD LEVEL INTERNALLY. PEAK TO PEAK OUTPUT VOLTAGE IS VDD MAX. COUPLING CONDENSER IS REQUIRED EXTERNALLY.
PB_/ (INPUT)	PB COMMAND INPUT WITH ACTIVE ON-CHIP PULL-UP RESISTOR IN KEY-INTERFACE MODE.
CP1  REC_/ (INPUT) CP0	COMMAND PORT-1 WITH INACTIVE ON-CHIP PULL-UP RESISTORS IN CPU-INTERFACE MODE. REC COMMAND INPUT WITH ACTIVE ON-CHIP PULL-UP RESISTOR IN KEY-INTERFACE MODE. COMMAND PORT-0 WITH INACTIVE ON-CHIP PULL-UP
PAUSE_/ (INPUT) STB_	RESISTOR IN CPU-INTERFACE MODE. PAUSE COMMAND INPUT WITH ACTIVE ON-CHIP PULL-UP RESISTOR IN KEY-INTERFACE MODE. COMMAND STROBE INPUT WITH INACTIVE ON-CHIP PULL-UP RESISTOR IN CPU-INTERFACE MODE.
STOP_/ (I/O) BUSY_	STOP COMMAND INPUT WITH ACTIVE ON-CHIP PULL-UP RESISTOR IN KEY-INTERFACE MODE. BUSY_ SIGNAL OUTPUT WITH INACTIVE ON-CHIP PULL-UP RESISTOR IN CPU-INTERFACE MODE.
CAS1_ (OUTPUT)	COLUMN ADDRESS SELECT SIGNAL OUTPUT FOR UPPER PHRASE.
CAS2_ (OUTPUT)	
RAS_ (OUTPUT) WE_ (OUTPUT) DATA (I/O)	
AP0-AP9 (I/O)	OUTPUT: ROW AND COLUMN ADDRESS OUTPUT WITH INACTIVE ON-CHIP PULL-UP RESISTORS. INPUT: EXECUTION MODE INPUT WITH ACTIVE

2





ON-CHIP PULL-UP RESISTORS.

#### DESCRIPTION

TMS3477 is a single chip voice recording/play-back controller using Continuously Variable Slope Delta-modulation (CVSD). There are five commands to control the TMS3477 via Key-interface or CPU-interface mode. REC command to start/restart recording, PB command to start/restart playing-back, PAUSE command to pause recording/playing-back and STOP command to cancel the all of TMS3477 stores encoded bit stream into external DRAMs via DATA pin in recording operation. TMS3477 has a refresh counter on chip, and directly interfaces with TMS4164, TMS4256 or TMS4C1024. Each encoded bit is addressed by the address counter. When recording is finished by the STOP command or detecting End of Memory, the stop address is latched into the stop address register. The stop address is used to stop the data decoding in play-back operation. The mode register defines the TMS3477 execution mode, and programmed by external pull-down resistors tied to APO-AP9 pins. The CVSD designed on TMS3477 is based on full digital logic which has high fidelity. Analog signal input on MIC pin is compared with output level of the 10 bit D/A converter at point of data sampling period. Series of data output from the comparater is stored into external DRAMs. Output of the D/A converter is produced by the estimate integrator and sillabic integrator based on the previous sampling The TMS3477 produces speech signal with high fidelity by adapting the step voltage level of wave form, using 64 KHz typical over-sampling clock and suppressing the oversampling carrier noise.

#### COMMAND

Four kind of command are available to controll the TMS3477. Each command are transferred to the TMS3477 by switching to stable 32 ms "L" level at least with external switches connected to REC\_, PB\_, PAUSE\_ and STOP\_ pins directly in Key-interface mode. TMS3477 exhibits on-chip pull-up resistors on REC\_, PB\_, PAUSE\_ and STOP\_ pins in Key-interface mode. In CPU-interface mode, CPl and CPO are assigned as command ports for four command bit pattern which is transferred to the TMS3477 with active low level strobe input on STB\_ pin. BUSY\_ signal with active low level is output on BUSY\_ pin during TMS3477 is in busy\_ state. TMS3477 inhibits on-chip pull-up resistors on CPl, CPO, STB\_ AND BUSY\_ pin in CPU-interface mode.




FIG-1 THS3477 INTERNAL BLOCK DIAGRAM




FIG-2 Continuously Variable Slope Delta-modulation (CVSD)



TABLE-1 Command

COMMAND	DESCRIPTION			
REC COMMAND	Start or restart(in pausing) recording. Recording is stopped by STOP command or			
PB COMMAND	detecting End of Memory. Start or restart(in pausing) playing_back. Playing-back is finished by STOP command,			
PAUSE COMMAND	detecting stop address or End of Memory. Pause recording or playing-back. Pausing is cancelled by REC, PB and STOP			
STOP COMMAND	command. Stop recording, playing-back and pausing.			

TABLE-2 Command transfer in Key-interface mode

TERMINAL	INPUT	COMMAND
PAUSE_/STB_ PB_/CP1 REC_/CP0 STOP_/BUSY_	LOW LEVEL LOW LEVEL STROBE LOW LEVEL	PAUSE COMMAND PB COMMAND REC COMMAND STOP COMMAND

TABLE-3 Command transfer in CPU-interface mode


#### TERMINAL INPUT

PB_/CP1	REC_/CP0	PAUSE_/STB_	COMMAND
LOW	LOW	LOW LEVEL STROBE	PAUSE COMMAND PB COMMAND REC COMMAND STOP COMMAND
LOW	HIGH	LOW LEVEL STROBE	
HIGH	LOW	LOW LEVEL STROBE	
HIGH	HIGH	LOW LEVEL STROBE	

. 5

ADVANCE INFORMATION
This description consistent in the rest product in the rest produc





REC: REC command
PB: PB command
PAUSE: PAUSE command
STOP: STOP command
EOM: End of Memory

RST\_: Reset

(NOTE1): Ineffective in cyclic recording. (NOTE2): -ineffective in cyclic recording.

Effective when PB\* is already transferred. (NOTE3): Effective when PB\* is already transferred. (NOTE4): Effective when PB\* is already transferred.

FIG-3 THS3477 STATE DIAGRAM

ADVANCE INFORMATION

This descripting garaging belomination on a new product. Specifications are subject to glunge subject motics.



#### EXECUTION MODE

The mode register, which defines the TMS3477 execution mode, is programmed via APO-AP9 input. TMS3477 has pull-up resistors on chip tied to APO-AP9 pins, so the all "l" inputs are the default value of the mode register. APO-AP9 turn to input mode and the on-chip pull-up resistors become effective after the period of reset completion, REC command transfer and PB command transfer, then TMS3477 loads the APO-AP9 input into mode register. Therefore the external pull-down resistors tied to APO-AP9 pins define the TMS3477 execution mode shown in TABLE-4.

#### DATA SAMPLING CLOCK

CVSD logic encodes into "0" or "1" at point of data sampling clock period (Fds). Therefore the speech data compress ratio, speech quality and recording time depend on the data sampling clock which is taken by following expression.

 $Fds = (Fosc \times Fbds) / 320,000$ 

Fds: Data sampling clock (Hz)

Fosc: TMS3477 oscillator frequency (Hz)

Fbds: Base data sampling clock defined by AP6-AP7 input (Hz)

#### PHRASE FORMAT

A phrase can be in one DRAM or two DRAMs with variable phrase size or fixed phrase size. CAS1\_ output is used in 1-phrase/1-DRAM system. CAS1\_ selects upper half phrase and CAS2\_ select lower half phrase in 1-phrase/2-DRAM system. For the variable phrase size, TMS3477 loads the stop address into stop address register in recording operation, and refers to the stop address register in play-back operation to stop the playing back at the end of phrase. The variable phrase is not available in TMS4164 interface mode.

#### CYCLIC RECORDING

TMS3477 cyclically records the encoded data into external DRAMs in cyclic recording mode. The cyclic recording finishes by receiving STOP command, and the over-laid data in DRAMs are sequentially decoded and played back by the PB command. In the cyclic recording, the latest speech data are always buffered in the DRAMs.

**ADVANCE INFORMATION** 

This document contains information on a new product Specifications are subject to phonon without notice



IMAGE UNAVAILABLE

#### January 1988

#### DATA COMPRESSION

TMS3477 has a 10 bit D/A register which value is decoded and output by the D/A converter via SPKR pin. In the data compression mode, the contents of 10 bit D/A register is compressed into 8 bits which is shifted left two bit. Upper eight bits are the compressed data and lower two bits are filled with zeros. The compression mode is effective to emphasize the small signal in play-back operation, therefore do not use this mode in recording operation.

#### RECORDING MONITOR

When the recording monitor mode is selected by the AP9 input, TMS3477 plays back by using encoded bit in recording operation in real time.

9

ADVANCE INFORMATION

stational contains information on a new product



#### ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE

Supply voltage (NOTE1)	 -0.3 V to 7 V
All input voltages (NOTE2)	-0.3 V to Vas+0.3 V
Storage temperature range	 -55 deg-C to +150 deg-C
	 300 aV

(NOTE1) Stresses beyond those listed under "Absolute Haximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposuer to absolute—maximum—rated conditions for extended periods may affect device reliability.

(NOTE2) Unless otherwise noted, all voltages are with respect to Vss.

### BECOMMENDED OPERATIONS CONDITIONS

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage High-level input voltage	Vdd Vih	<del></del>		4.5 2.2 0.85Vdd		V V V
		Except above pins and MIC pin	3.5			V
Low-level input voltage	Vil	Except MIC pin			8.0	V
Input voltage range	Vin	MIC pin	0.25Vdd	320	0.75Vdd	V KHz
Oscillator frequency Operating free-air temp	Fosc Ta	OSCIN pin	250 -10	328	<b>492</b> <b>8</b> 0	deg-C

10

ADVANCE INFORMATION

is despressed according belongs than a new product
coefficients are subject to thange without motion



## ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Hi-level output voltage	Voh	Ioh=-1.0mA	2.4			v
Low-level output voltage	Vol	Iol=1.0mA			0.6	V
High-level input current	lih	V1b=Vdd			10	пV
Low-level input current	Iil	Inactive pull-up resistor on chip Vil=Vss			-10	υA
	Iilr	Active pull-up resistor on chip Vil=Vss			<b>–8</b> 0	uA
Input impedance	<b>2</b> i	MIC pin	20	40		K Ohm
Output impedance	Zo	Input freq = 1KHz SPKR pin Output freq = 1KHz		3	10	K Ohm
Peak output voltage range	Vout	SPKR pin			Vdd	V <sub>P</sub> -p
Input capacitance	Ci				10	pF
Output capacitance	Co				10	pF
R/C oscillator frequency	Fosc	Cext=47pF Rext=33K Ohm	280		<b>38</b> 0	KHz
Supply current	Idd	All outputs open			5.0	<b>≥</b> A
	Idd	All outputs open Vdd=5V Fosc=492KHz	•	2.2		<b>mA</b>

11


ADVANCE INFORMATION

mount gardate Information on a new product.


flore are subject to though subject nexts.



# IMAGE UNAVAILABLE



V00 = +5V Ta = 25°C REXT = 10k ~ 100kΩ CEXT = 20pF, 47pF,68pF




#### FIG-4 OSCILLATION WITH R/C

13

ADVANCE INFORMATION
This decurring gentains information on a new product.
Sentifications are subject to delarge without applica-





CR = CSB320D Rf = 1M ohm Rd = 680 ohm C1 = 330 pF C2 = 330 pF

FIG-5 OSCILLATION WITH CERAMIC RESONATOR

14

ADVANCE INFORMATION

This decigning contains biformation on a new product.



January 1988




FIG-6 EXTERNAL CLOCK INPUT




FIG-7 EXTERNAL CLOCK INPUT TIMING



FIG-B RESET TIMING

15

...

ADVANCE INFORMATION


This decumps generals information on a new product. Specifications are subject to change without notice.




## IMAGE UNAVAILABLE

16

#### MECHANICAL DATA





NOTE: All dimensions are in inches and parenthetically in millimeters.

FIG-11 TMS3477 PACKAGING ( 28-PIN SHRINK TYPE DIP )

. 17

ADVANCE INFORMATION

