CMOSIC

LC7533

3V Electronic Volume Control

Use

· Attenuation of signal


Features

- · CMOS process 3V typ. operation
- · Up/down operation is performed with SW input.
- · 4-bit, 16-step counter. Step 6* is set with initial input (INIT).
- · Center tap provided.
- · Maximum attenuation: -60dB or less
- · Attenuation curve: Pseudo curve A. Left/right simultaneous setting.
- *: Step 6 means mode 6.

Absolute Maximum Ratings at	$Ta = 25^{\circ}$	C			unit	
Maximum Supply Voltage	V _{DD} ma	ax	V_{SS}	to 6	V	
Supply Voltage	$V_{\rm I}$		$ m V_{SS}$ to $ m V$	$I_{ m DD}$	V	
Allowable Power Dissipation	Pd max	C		100	mW	
Operating Temperature	Topr		-30 to -3	- 75	. °C	
Storage Temperature	Tstg		-40 to +	125	°C	
Allowable Operating Conditio	ns at Ta	= 25°C			unit	
Supply Voltage	${ m V_{DD}}$		2.1 to	5.0	V	
Input 'H'-Level Voltage	V_{IH1}	ĪNĪT,CE pin	$0.7 m V_{DD}$ to $ m V$	$I_{ m DD}$	V	
	V_{IH2}	$\overline{\text{UP}}$, $\overline{\text{DN}}$,CR pin	$0.9 m V_{DD}$ to $ m V$	$I_{ m DD}$	V	
Input 'L'-Level Voltage	V_{IL1}	ĪNIT,CE	0 to 0.3V	I_{DD}	V	
	V_{IL2}	$\overline{\mathrm{UP}},\overline{\mathrm{DN}},\mathrm{CR}$	V _{SS} to 0.1V	⁷ DD	V	
Electrical Characteristics at T	a=25°C		min	typ	max	unit
Signal Distortion	THD_1	$V_{DD} = 3V, R_L = 50k\Omega, f = 1kHz$			0.5	%
	THD_2	$V_{DD} = 2.1V, R_L = 50k\Omega, f = 1kHz$		1		%
Output at Attenuation Mode	X_{OUT}	0dBm input,1kHz,51k Ω load			-60	dB

Continued on next page.

Package Dimensions (unit: mm)



3006B-D16IC

Continued from preceding page.						
_			min	typ	max	unit
Signal Transmit Delay Time	t_d	Between IN and OUT, no load		1		μs
Inpût Impedance	$\mathbf{r_{i}}$	$\overline{\text{UP}},\overline{\text{DN}},\text{CE only}$	100	•	400	${f k}\Omega$
Output Noise Voltage	V_{NO}	$V_{DD} = 3V_{,R_L} = 50k\Omega_{,STEP}$ "0"			8	μV
Input 'H'-Level Current	I_{IH}	$CE pin, V_{DD} = 3V, V_{I} = 3V$			40	μA
Input 'L'-Level Current	${ m I_{IL}}$	\overline{UP} , \overline{DN} pin, $V_{DD} = 3V$, $V_{I} = 0V$	 55			μA
Attenuation Balance	ΔV	Pins OUT1,2,other than STEP "0" (Note 1)	2	0	2	dB
Channel Balance	ΔV_{O}	Between pins OUT1,2,other than STEP "0" (Note 2)	-2		2	dB
Current Dissipation	I_{DD}	$V_{DD} = 3V, CE = V_{DD}, \overline{INIT} = V_{DD},$ other pins : OPEN			1	mA
	I _{DD} BACK UP	$V_{DD} = 3V, CE = V_{SS}, \overline{INIT} = V_{DD},$ other pins : OPEN			1	μA
Crosstalk between Channels	CT	$V_{DD} = 1.5V, V_{SS} = -1.5V, V_{M} = 0V,$ $f = 1k\Omega, 1V$ rms input, test side input: $1k\Omega$ short		85		dB
Minimum Pulse Width	T _{UP/DN} T _{INIT}	$T = (CR \text{ oscillation cycle}) \overline{UP}, \overline{DN} \text{ pin}$ $\overline{INIT} \text{ pin}$	2	1.5 _T		ms µs


Note 1 (1) $\Delta V = 20 \log 10 V_{OUT}/V_{TYP}$

V_{OUT}: OUT1 (OUT2) output level V_{TYP}: Standard output level

(2) Satisfy V_{OUT} (STEP N) < V_{OUT} (STEP N + 1)

Note 2 (1) $\Delta V_{O} = 20 \log 10 V_{OUT1} / V_{OUT2}$

Pin Assignment





Note 1: No bonding exists on the inside of NC pin. It is recommended that the outside should be shorted to V_{DD} , V_{SS} , etc. on the printed circuit board.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Equivalent Circuit Block Diagram [Common to LC7533]

Sample Application Circuit [LC7533 DIP16]





- The larger the capacity is (appro. $100\mu F$), the better the characteristics of attenuation and closstalk.

Unit (resistance: Ω , capacitance: F)

Note 1: The TEST pin is bonded only when the MFP20 is used.

Pin Description

Pin Name	Pin Number	Description	
IN1, IN2	4, 12	Input pin for volume control	
OUT1, OUT2	7,9	Output pin for volume control	
V_{M1}, V_{M2}	6, 10	Bias pin. When operated form single supply, $1/2V_{DI}$ applied to this pin.	
C _{T1} , C _{T2}	5, 11	Tap pin provided at the center of volume control. By connecting C and R to this pin, the loudness can be controlled.	
CE	3	When this pin is set to "L", the current dissipation is reduced. This pin must be "L" at backup mode.	
ĪNIT	13	Initial pin. When set to "L", the 6th step is reached.	
ŪP	16	When the level on this pin is made to fall, the step rises and the volume goes up. When held at "L", the volume goes up; if set to "H", the volume stops going up at a step reached at that moment. The step stops at the MSB position.	
DN	14	The \overline{DN} operation is the reverse of \overline{UP} . When the \overline{UP} , \overline{DN} are set to "L" at the same time, the \overline{UP} is given priority. The step stops at the LSB position.	
CR	15	Pin for connecting R, C on which the rate of step depends.	
V_{DD}	2	Power supply pin (+)	
V_{SS}	8	Ground	
NC	1	No bonding exists on the inside of NC pin. Connected to V _{DD} or V _{SS} is recommended.	