M5481

LED DISPLAY DRIVER

FEATURES

- 2 DIGIT LED DRIVER (14 segments)
- CURRENT GENERATOR OUTPUTS (no registor required)
- CONTINUOU BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- DATA ENABLE
- WIDE SUPPLY VOLTAGE OPERATION
- TLL COMPATIBILITY
- APPLICATION EXAMPLES
- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

DESCRIPTION

The M5481 is a monolithic MOS integrated circuit produced with a N-channel silicon gate technology. It uses the M5450 die packaged in a 20-pin plastic package copper frame, making it ideal for a 1-digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to V_{DD} or to a separate supply of 13.2V maximum.

The M5481 is a pin-to-pin replacement of the NS MM 5481.

DIP20
(Plastic package)
ORDER CODE: M5481 B7

PIN CONNECTIONS

Output Bit 8	1	20	Output Bit 9	
Output Bit 7	2	19	Output Bit 10	
Output Bit 6	3	18	Output Bit 11	
Output Bit 5	4	17	Output Bit 12	
Output Bit 4	5	16	Output Bit 13	
Output Bit 3	6	15	V_{SS}	
Output Bit 2	7	14	Output Bit 14	
Output Bit 1	8	13	Data Enable	
Brightness Control	9	12	Data In	
V_{DD}	10	11	Clock	

Version 4.2

1 - BLOC DIAGRAM

Figure 1.

2 - ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.3 to 15	V
Vi	Input Voltage	-0.3 to 15	V
Vo(off)	Off-state Output Voltage	15	V
Io	Output Sink Current	40	mA
P_{tot}	Total package power Dissipation at 25°C t 85°C	1.5 800	W mW
T_j	Junction Temperature	150	°C
T_{oper}	Operating Temperature Range	-25, +85	°C
T_{stg}	Staorage Temperature Range	-65, +150	°C

Stresses exceeding those listed under "Absolute Maximum Ratings" may cause permanent damage to the device and affect its reliability.

3 - STATIC ELECTRICAL CHARACTERISTICS

(T_{amb} within operational range, V_{DD}=4.75V to 13.2V, V_{SS}=0V, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{DD}	Supply Voltage		4.5		13.2	V
Idd	Supply Current	V_{DD}=13.2V			7	mA
Vi	Input Voltages Logical "0" Level Logical "1" Level	+10µA Input Bias 4.75≤V_{DD}≤5.25 V_{DD}>5.25	-0.3 2.2 V_{DD}-2		0.8 V_{DD} V_{DD}	V V V
IB	Brightness Input Current (Note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin9)	Input Curren=750µA T_{amb}=25°C	3		4.3	V
Vo(off)	Off-state Output Voltage				13.2	V
Io	Output Sink Current (Note 3) Segment OFF Segment ON	Vo=3V Vo=1V (Note 4) Brightness In.=0µA Brightness In.=100µA Brightness In.=750µA	0 2 12	2.7 15	10 10 4 25	µA µA mA mA
fclock	Input Clock Frequency		0		0.5	MHz
Io	Output Matching (Note 1)				±20	%

Note 1 Output matching is calculated as the percent variation from Imax+Imin/2
Note 2 With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
Note 3 Absolute maximum for each output should be limited to 40mA.
Note 4 the Vo voltage should be regulated by the user.

4 - FUNCTIONAL DESCRIPTION

The M5481 uses the M5450 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source.

Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal.

The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should

be connected to brightness control (pin 9) to prevent possible oscillations.

A bloc diagram is shown on Figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor.

The latter is an internal limiting resistor of 400Ω nominal value.

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

Figure 2. Input Data Format

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock reset the chip to its normal operation.

Figure 3 shows the timing relationships between Data, Clock and DATA ENABLE.

A maximum clock frequency of 0.5MHz is assumed.

Figure 4 shows the Output Data Format for the M5481. Because it uses only 14 of the possible outputs, 21 of the bits (including bit 35 which was already unused in the M5450) are "Don't Cares" .

For applications where a lesser number of outputs are used it is possible to either increase the current per output or operate the part at higher than 1V Vout.

The following equation can be used for calculations.

$$Tj=[(Vout)(I_{LED})(No.\ of\ segments)+V_{DD}x7mA] \\ x(80°C/W)+Tamb$$

where:

Tj=junction temperature (150°Cmax)

Vout= voltage at the LED driver outputs

ILED= LED current

80°C/W=thermal coefficient of the package

Tamb=ambiant temperature

Figure 3.

Figure 4. Serial Bus/Outputs Correspondance

5450	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	START
5481	X	X	X	X	X	14	13	X	X	X	X	12	11	10	9	X	X	X	START

5450	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5481	X	8	7	6	5	X	X	X	X	4	3	2	1	X	X	X	X	START

5 - TYPICAL APPLICATION

BASIC electronically tuned TV system.

LED DISPLAY

14 SEGMENTS

M5481

DISPLAY DRIVER

KEYBOARD

PROCESSOR

PLL
SYNTHESIZER

6 - POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

V_{OUT}

In this application R must be chosen by taking into account the worst operating conditions.

R is determined by the maximum number of segments activated.

$$R = \frac{V_C - V_{DMAX} - V_{OMIN}}{N_{MAX} \times I_D}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments. In this case the current variation in the single resistor is reduced and P_{tot} limited.

In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends only, in first approximation, on the number of segments activated.

In this configuration $V_{OUT}+V_D$ is constant. the total power dissipation of the IC depends only on the number of segments activated.

7 - PACKAGE MECHANICAL DATA

20 Pins — Plastic Dip

Tie Bar Center

Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	3.25	3.30	3.35	0.128	0.130	0.132
a1		0.508			0.020	
B	1.39		1.65	0.055		0.065
b	0.381	0.457	0.533	0.015	0.018	0.021
b1	0.20	0.254	0.30	0.008	0.010	0.012
C	5.20	5.33	5.46	0.205	0.210	0.215
D	24.9	25.15	25.4	0.980	0.990	1.000
E	7.8	8.5	9.1	0.307	0.335	0.358
e	2.29	2.54	2.79	0.090	0.100	0.110
e3	22.60	22.86	23.11	0.890	0.900	0.910
e4	7.36	7.62	7.87	0.290	0.300	0.310
F	6.22	6.35	6.50	0.245	0.250	0.255
I	3.42	3.68	3.93	0.135	0.145	0.155
L	3.17	3.30	3.42	0.125	0.130	0.135
N		7d			7d	
R1		0.152			0.006	
R2		0.762			0.030	
K		1.524			0.060	
K1		0.762			0.030	
K2		0.762			0.030	
Z		1.27	1.34		0.050	0.053