




# 5V–1A VERY LOW DROP REGULATOR WITH RESET AND INHIBIT

- VERY LOW DROP (max. 0.9V at 1A) OVER FULL OPERATING TEMPERATURE RANGE (-40/+125°C)
- LOW QUIESCENT CURRENT (max 70 mA at 1 A) OVER FULL T RANGE
- PRÉCISEOUTPUT VOLTAGE (5V±4%) OVER FULL T RANGE
- POWER ON-OFF INFORMATION WITH SETTABLE DELAY
- INHIBIT FOR REMOTE ON-OFF COMMAND (active high)
- LOAD STANDBY CURRENT
- LOAD DUMP AND REVERSE BATTERY PRO-TECTION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN



The L4923 is a high current monolithic voltage regulator with very low voltage drop (0.70 V max at 1 A,  $T_J = 25$  °C).




The device is internally protected against load dumps transient of + 60 V, input overvoltage, reverse polarity, overheating and output short circuit: thanks to these features the L4923 is very suited for the automotive and industrial applications.

The reset function is very useful for power off and power on information when supplying a microprocessor.

The inhibit function reduces drastically the consumption when no load current is required: typically the standby current value is  $300 \, \mu A$ .

#### **BLOCK DIAGRAM**



June 2000 1/6

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vi	DC Input Voltage	35	V
V <sub>r</sub>	DC Reverse Voltage	<b>– 18</b>	V
$V_D$	Positive Load Dump Protection (t = 300ms)	60	V
TJ	Junction Temperature range	- 40 to 150	°C
T <sub>op</sub>	Operating Temperature Range	- 40 to 125	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C

Note: The circuit is ESD protected according to MIL-STD-883C

## THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th j-case</sub>	Thermal Resistance Junction Case	4	°C/W

### **PIN CONNECTION**





Figure 1: Application Circuit.



(\*) RECOMMENDED VALUE :  $C_0$  = 47  $\mu$ F, ESR < 10  $\Omega$ , ( $I_{out}$  > 10 mA) OVER FULL  $T_{range}$ .

**ELECTRICAL CHARACTERISTICS** (V<sub>i</sub> = 14. 4V, −40°C ≤ T<sub>J</sub> ≤ + 125°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	Operating Input Voltage	(*) Note 1	6		26	V
Vo	Output Voltage	$I_0 = 0mA \text{ to } 1A$	4.8		5.2	V
		T <sub>J</sub> = 25°C	4.9		5.1	V
$\Delta V_{Line}$	Line Regulation	$V_i = 6 \text{ to } 26V;  I_O = 10\text{mA}$		5	25	mV
SVR	Supply Voltage Rejection	$I_0 = 700 \text{mA}$		55		dB
		$f = 120Hz; C_0 = 47\mu F$				
	$V_i = 12V_{dc} + 5V_{pp}$					.,
$\Delta V_{LOAD}$	Load Regulation	$I_0 = 10$ mA to 1A		15	50	mV
$V_i - V_o$	Dropout Voltage	$T_{J} = 25^{\circ}C, I_{O} = 1A$		0.45	0.70	V
		Over Full T, I <sub>o</sub> = 1A		$\Box$	0.90	V
Ιq	Quiescent Current	$I_0 = 10 \text{mA}$		7	12	mA
		I <sub>o</sub> = 1A Active High Inhibit		25 0.30	70 0.65	mA mA
laa	Short Circuit Current	Active Figh Inhibit		1.8	0.03	A
I <sub>SC</sub> SVR	Supply Volt. Rej.	1 250m A . f 4201 l=	F0			
SVK	Supply Volt. Rej.	$I_0 = 350 \text{mA}$ ; $f = 120 \text{Hz}$ $C_0 = 100 \mu \text{F}$ ; $V_i = 12 \text{V} \pm 5 \text{V}_{pp}$	50	60		dB
$V_R$	Rset Output Saturation Voltage	$1.5V < V_O < V_{RT (off)}, I_R = 1.6mA$			0.40	V
		$3V < V_O < V_{RT (off)}, I_R = 8mA$			0.40	V
V <sub>RT peak</sub>	Power On-Off Reset out Peak Voltage	1K $\Omega$ Reset Pull-up to V <sub>0</sub>		0.65	1.0	V
I <sub>R</sub>	Reset Output Leakage Current	V₀ in Regul.			50	μΑ
	(high level)	$V_R = 5V$				
t <sub>D</sub>	Reset Pulse Delay Time	C <sub>D</sub> = 100nF		20		ms
$V_{RthOFF}$	Power OFF V <sub>o</sub> Threshold	V <sub>o</sub> @ Reset out H to L				.,
		Transition; $T_J = 25^{\circ}C$	4.75 4.7	$V_0 - 0.15$		V V
	Dala Canadita Obassia	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$	4.7	- 00		
I <sub>C6</sub>	Delay Capacitor Charging Current (current generator)	V <sub>6</sub> = 3V		20		μΑ
$V_{RthON}$	Power ON V <sub>o</sub> Threshold	V <sub>o</sub> @ Reset out L to H Transition		V <sub>rthOFF</sub> + 0.03V	V <sub>o</sub> – 0.04V	V
V <sub>6</sub>	Delay Comparator Threshold	Reset out = "1" H to L Transition	3.2	. 0.00V	3.8	V
V 6	2 stay comparator iniconold	Reset out = "0" L to H Transition	3.7	4	4.4	V
V <sub>6H</sub>	Delay Comparator Hysteresis		0.7	500		mV
V <sub>InhL</sub>	Low Inhibit Voltage			555	0.5	V
V <sub>InhH</sub>	High Inhibit Voltage		2.0		0.0	V
I <sub>InhL</sub>	Low Level Inhibit Current	V <sub>Inh L</sub> = 0.4V	- 40	- 10		μΑ
- mille		1011 E				F-7 '

(\*) Note 1 : The device is not operating within the range : 26 V <  $V_i$  < 37 V.

### **EXTERNAL COMPENSATION**

Since the purpose of a voltage regulator is to supply a fixed output voltage in spite of supply and load variations, the open loop gain of the regulator must be very high at low frequencies. This may cause instability as a result of the various poles present in the loop. To avoid this instability dominant pole compensation is used to reduce phase shifts due to other poles at the unity gain frequency. The lower the frequency of these other poles, the greater must be the capacitor used to create the dominant pole for the same DC gain.

Where the output transistor is a lateral PNP type there is a pole in the regulation loop at a frequency too low to be compensated by a capacitor wich can be integrated. An external compensation is therefore necessary so a very high value capacitor must be connected from the output to ground.

The parassitic equivalent series resistance of the capacitor used adds a zero to the regulation loop. This zero may compromise the stability of the system since its effect tends to cancel the effect of the pole added. In regulators this ESR must be less than  $3\Omega$  and the minimum capacitor value is  $47\mu F$ .

#### **FUNCTIONAL DESCRIPTION**

The operating principle of the voltage regulator is based on the reference, the error amplifier, the driver and the power PNP. This stage uses an Isolated Collector Vertical PNP transistor which allows to obtain very low dropout voltage (typ. 450 mV) and low quiescent current ( $I_Q = 20$  mA typically at  $I_O = 1$  A).

Thanks to these features the device is particularly suited when the power dissipation must be limited as, for example, in automotive or industrial applications supplied by battery.


The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_{Omin} = 22 \, \mu F$ ) to guarantee the global stability of the system.

The antisaturation circuit allows to reduce drastically the current peak which takes place during the start up.

The reset function is LOW active when the output voltage level is lower than the reset threshold voltage  $V_{Rth}$  (typ.value:  $V_O$ -150 mV). When the output voltage is higher than  $V_{Rth}$  the reset becomes HIGH after a delay time settable with the external capacitor  $C_d$ . Typically  $t_d=20$  ms,  $C_d=0.1~\mu F$ . The reset threshold hysteresis improves the noise immunity allowing to avoid false switchings. The typical reset output waveform is shown in fig. 2.

The inhibit circuit accepts standard TTL input levels: this block switches off the voltage regulator when the input signal is HIGH and switches on it when the input signal is LOW. Thanks to inhibit function the consumption is drastically reduced (650  $\mu A$  max) when no load current is required.







4/6

DIM.	mm			inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			4.8			0.189	
С			1.37			0.054	
D	2.4		2.8	0.094		0.110	
D1	1.2		1.35	0.047		0.053	
E	0.35		0.55	0.014		0.022	
E1	0.7		0.97	0.028		0.038	
F	0.6		0.8	0.024		0.031	
F1			0.9			0.035	
G	2.34	2.54	2.74	0.095	0.100	0.105	
G1	4.88	5.08	5.28	0.193	0.200	0.205	
G2	7.42	7.62	7.82	0.295	0.300	0.307	
H2			10.4			0.409	
H3	10.05		10.4	0.396		0.409	
L	16.7	16.9	17.1	0.657	0.668	0.673	
L1		14.92			0.587		
L2	21.24	21.54	21.84	0.386	0.848	0.860	
L3	22.27	22.52	22.77	0.877	0.891	0.896	
L4			1.29			0.051	
L5	2.6	2.8	3	0.102	0.110	0.118	
L6	15.1	15.5	15.8	0.594	0.610	0.622	
L7	6	6.35	6.6	0.236	0.250	0.260	
L9		0.2			0.008		
М	2.55	2.8	3.05	0.100	0.110	0.120	
M1	4.83	5.08	5.33	0.190	0.200	0.210	
V4	40° (typ.)						
Dia	3.65		3.85	0.144		0.152	

# OUTLINE AND MECHANICAL DATA





47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

