



# 74LVC86A


## LOW VOLTAGE CMOS QUAD EXCLUSIVE OR GATE ADVANCED PERFORMANCE

### PRELIMINARY DATA

- 5V TOLERANT INPUTS
- HIGH SPEED:  $t_{PD} = 4.2\text{ns}$  (MAX.) at  $V_{CC} = 3\text{V}$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  $|I_{OHL}| = I_{OL} = 24\text{mA}$  (MIN) at  $V_{CC} = 3\text{V}$
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS:  $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:  $V_{CC(OPR)} = 1.65\text{V}$  to  $3.6\text{V}$  (1.2V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 86
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

### DESCRIPTION

The 74LVC86A is a low voltage CMOS QUAD EXCLUSIVE OR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for 1.65 to 3.6



### ORDER CODES

PACKAGE	TUBE	T & R
SOP	74LVC32AM	74LVC32AMTR
TSSOP		74LVC32ATTR



$V_{CC}$  operations and low power and low noise applications.

It can be interfaced to 5V signal environment for inputs in mixed 3.3/5V system.

It has more speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



# 74LVC86A

## INPUT AND OUTPUT EQUIVALENT CIRCUIT



## PIN DESCRIPTION

PIN No	SYMBOL	NAME QND FUNCTION
1, 4, 9, 12	1A to 4A	Data Inputs
2, 5, 10, 13	1B to 4B	Data Inputs
3, 6, 8, 11	1Y to 4Y	Data Outputs
7	GND	Ground (0V)
14	$V_{CC}$	Positive Supply Voltage

## TRUTH TABLE

A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to +7.0	V
$V_I$	DC Input Voltage	-0.5 to +7.0	V
$V_O$	DC Output Voltage ( $V_{CC} = 0V$ )	-0.5 to +7.0	V
$V_O$	DC Output Voltage (High or Low State) (note 1)	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	- 50	mA
$I_{OK}$	DC Output Diode Current (note 2)	- 50	mA
$I_O$	DC Output Current	$\pm 50$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current per Supply Pin	$\pm 100$	mA
$T_{stg}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (10 sec)	300	°C

Absolute Maximum Rating are those value beyond which damage to the device may occur. Functional operation under these condition is not implied

1)  $I_O$  absolute maximum rating must be observed

2)  $V_O < GND$ ,  $V_O > V_{CC}$

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage (note 1)	1.65 to 3.6	V
$V_I$	Input Voltage	0 to 5.5	V
$V_O$	Output Voltage ( $V_{CC} = 0V$ )	0 to 5.5	V
$V_O$	Output Voltage (High or Low State)	0 to $V_{CC}$	V
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 3.0$ to 3.6V)	$\pm 24$	mA
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 2.7$ to 3.0V)	$\pm 12$	mA
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 2.3$ to 2.7V)	$\pm 8$	mA
$I_{OH}, I_{OL}$	High or Low Level Output Current ( $V_{CC} = 1.65$ to 2.3V)	$\pm 4$	mA
$T_{op}$	Operating Temperature	-40 to 85	°C
$dt/dv$	Input Rise and Fall Time (note 2)	0 to 10	ns/V

1) Truth Table guaranteed: 1.2V to 3.6V

2)  $V_{IN}$  from 0.8V to 2V at  $V_{CC} = 3.0V$ 

## DC SPECIFICATION

Symbol	Parameter	Test Condition		Value		Unit	
		$V_{CC}$ (V)		-40 to 85 °C			
				Min.	Max.		
$V_{IH}$	High Level Input Voltage	1.65 to 1.95		0.65 $V_{CC}$		V	
		2.3 to 2.7		1.7			
		2.7 to 3.6		2			
$V_{IL}$	Low Level Input Voltage	1.65 to 1.95		0.35 $V_{CC}$		V	
		2.3 to 2.7		0.7			
		2.7 to 3.6		0.8			
$V_{OH}$	High Level Output Voltage	1.65 to 3.6	$I_O = -100 \mu A$	$V_{CC} - 0.2$		V	
		1.65	$I_O = -4 mA$	1.2			
		2.3	$I_O = -8 mA$	1.7			
		2.7	$I_O = -12 mA$	2.2			
		3.0	$I_O = -18 mA$	2.4			
		3.0	$I_O = -24 mA$	2.2			
$V_{OL}$	Low Level Output Voltage	1.65 to 3.6	$I_O = 100 \mu A$		0.2	V	
		1.65	$I_O = 4 mA$		0.45		
		2.3	$I_O = 8 mA$		0.7		
		2.7	$I_O = 12 mA$		0.4		
		3.0	$I_O = 24 mA$		0.55		
$I_I$	Input Leakage Current	3.6	$V_I = 0$ to 5.5V		$\pm 5$	$\mu A$	
$I_{off}$	Power Off Leakage Current	0	$V_I$ or $V_O = 5.5V$		100	$\mu A$	
$I_{CC}$	Quiescent Supply Current	3.6	$V_I = V_{CC}$ or GND		10	$\mu A$	
			$V_I$ or $V_O = 3.6$ to 5.5V		$\pm 10$		
$\Delta I_{CC}$	$I_{CC}$ incr. per Input	2.7 to 3.6	$V_{IH} = V_{CC} - 0.6V$		500	$\mu A$	

## DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition			Value			Unit	
		$V_{CC}$ (V)				$T_A = 25^\circ C$			
			Min.	Typ.	Max.				
$V_{OLP}$	Dynamic Low Level Quiet Output (note 1)	3.3	$C_L = 50\text{pF}$	0.8				V	
$V_{OLV}$			$V_{IL} = 0\text{V}, V_{IH} = 3.3\text{V}$	-0.8					

1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining outputs is measured in the LOW state.

## AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition				Value		Unit	
		$V_{CC}$ (V)	$C_L$ (pF)	$R_L$ ( $\Omega$ )	$t_s = t_r$ (ns)	$-40 \text{ to } 85^\circ C$			
						Min.	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time	1.65 to 1.95	30	1000	2.0		8.9	ns	
		2.3 to 2.7	30	500	2.0		5.9		
		2.7	50	500	2.5		4.8		
		3.0 to 3.6	50	500	2.5	1	4.2		
$t_{OSLH}$ $t_{OSHL}$	Output To Output Skew Time (note1, 2)	2.7 to 3.6					1	ns	

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ )


2) Parameter guaranteed by design

## CAPACITANCE CHARACTERISTICS

Symbol	Parameter	Test Condition			Value			Unit	
		$V_{CC}$ (V)				$T_A = 25^\circ C$			
			Min.	Typ.	Max.				
$C_{IN}$	Input Capacitance					4		pF	
$C_{PD}$	Power Dissipation Capacitance (note 1)	1.8	$f_{IN} = 10\text{MHz}$			32		pF	
		2.5				33			
		3.3				37			

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation.  $I_{CC(\text{opr})} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/n$  (per circuit)


## TEST CIRCUIT



$R_T = Z_{OUT}$  of pulse generator (typically  $50\Omega$ )


## TEST CIRCUIT AND WAVEFORM SYMBOL VALUE

Symbol	$V_{CC}$			
	1.65 to 1.95V	2.3 to 2.7V	2.7V	3.0 to 3.6V
$C_L$	30pF	30pF	50pF	50pF
$R_L$	$1000\Omega$	$500\Omega$	$500\Omega$	$500\Omega$
$V_{IH}$	$V_{CC}$	$V_{CC}$	2.7V	2.7V
$V_M$	$V_{CC}/2$	$V_{CC}/2$	1.5V	1.5V
$t_r = t_f$	<2.0ns	<2.0ns	<2.5ns	<2.5ns

WAVEFORM: PROPAGATION DELAY ( $f=1\text{MHz}$ ; 50% duty cycle)


## SO-14 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1		45 (typ.)				
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.68			0.026
S		8 (max.)				



### TSSOP14 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.20	0.0035		0.0079
D	4.9	5	5.1	0.193	0.197	0.201
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

