

# STLC30R80


# INTEGRATED RINGING SLIC FOR SHORT LOOP APPLICATIONS

PRELIMINARY DATA

- MONOCHIP SLIC SUITABLE FOR SHORT LOOP APPLICATIONS
- IMPLEMENTES ALL KEY FEATURES OF THE BORSHT FUNCTION
- INTEGRATED RINGING
- SOFT BATTERY REVERSAL WITH PRO-GRAMMABLE TRANSITION TIME
- ON HOOK TRANSMISSION
- LOW POWER DISSIPATION IN ALL OPER-ATING MODES
- AUTOMATIC DUAL BATTERY OPERATION
- INTEGRATED RING TRIP DETECTION
- METERING PULSE INJECTION
- LOOP START, GROUND START FEATURES
- SURFACE MOUNT PACKAGE
- -40 TO +85°C OPERATING RANGE

#### **DESCRIPTION**


The STLC30R80 is a SLIC device suitable for short loop applications. The SLIC provides the



generation of the ringing signal and the standard battery feeding with full programmability of the DC characteristic.


In particular two external resistors allow to set the limiting current value (up to 50mA) and the value of the resistive feeding when not in constant current region.

### **BLOCK DIAGRAM**



October 2000 1/13

#### **PIN CONNECTION**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value		
$V_{BAT}$	Battery voltage	$-80 + V_{CC}$ to $+0.4$ $-80 + V_{REL}$ to $+0.4$	V V	
Vcc	Positive supply voltage	-0.4 to +7	V	
$V_{DD}$	Control Interface Supply Voltage	-0.4 to +7	V	
A/R/BGND	AGND respect BGND	-2 to +2	V	

#### **OPERATING RANGE**

Symbol	Parameter	Value	Unit
$T_{opT}$	Operating temperature range	-40 to +85	°C
V <sub>CC</sub>	Positive supply voltage	4.75 to 5.25	V
$V_{DD}$	Control Interface Supply Voltage	3 to 5.25	V
$V_{BAT}$	Battery voltage	-72 to -15	V
A/BGND	AGND respect BGND	-0.3 to +0.3	V
PD (70)	Max. power dissipation @ Tamb = 70°C	1.1	W
PD(85)	Max. power dissipation @ Tamb = 85°C	0.9	W

#### **THERMAL DATA**

Symbol	Parameter	Value	Unit
R <sub>th j-amb</sub>	Thermal resistance Junction to Ambient Typ.	60	°C/W

2/13

## **PIN DESCRIPTION**

Pins	Name	Description
1	CSOUT	Chip-Select for output control bits DET and GDK. Active Low. (*)
2	CSIN	Chip-Select for input control bits latches D0 D1 D2 R0 R1 . Active Low. (*)
3	D0	Control Interface input bit 0. (*)
4	D1	Control Interface input bit 1. (*)
5	D2	Control Interface input bit 2. (*)
6	N.C.	Not connected
7	N.C.	Not connected
8	RES	Reset Input; active low. After activation the SLIC is put in Power Down state
9	$V_{DD}$	Control interface Power Supply. $V_{DD} = 3.3V$ or $V_{DD} = V_{CC}$ .
10	V <sub>CC</sub>	Positive Power Supply (+5V).
11	CRT	Ring-Trip time constant capacitor.
12	N.C.	Not connected
13	N.C.	Not connected
14	N.C.	Not connected
15	AGND	Analog Ground
16	$V_{BAT}$	Negative Battery Supply.
17	TX	4 wires output stage (Transmitting Port).
18	ZB	Cancelling input of Balance Network for 2 to 4 wires conversion.
19	RS	Protection resistors image. The image resistor is connected between this node and ZAC.
20	ZAC	AC impedance synthesis.
21	ZAC1	RX buffer output/ AC impedance is connected between this node and ZAC.
22	RX	4 wires input stage (Receiving Port). A 100K external resistor must be connected to AGND to bias the input stage.
23	TTXIN	Metering Signal Input (AC) and Line Voltage Drop Programming (DC). If not used must be connected to AGND.
24	CAC	AC feedback input/ AC-DC split capacitor is connected between this node and ILTF.
25	RDC	DC current feedback input. The RDC resistor is connected between this node and ILTF.
26	ILTF	Transversal Line Current Image.
27	RT2	Input pin to sense ringing current , for Ring-Trip detection.
28	RT1	Input pin to sense ringing current, for Ring-Trip detection.
29	AGND	Analog ground.
30	RTH	Off-Hook threshold programming pin.
31	RLIM	Limiting current programming pin.
32	IREF	Voltage reference output to generate internal reference current.
33	CREV	Reverse polarity transition time programming.
34	CSVR	Battery supply filter capacitor.
35	BASE	Driver of the external transistor. Connected to the base.
36	VREG	Regulated voltage. Provides the negative supply to the power line drivers. It is connected to the emitter of the external transistor.
37	BGND	Battery ground.
38	RING	B wire termination output. IB is the current sunk into this pin.
39	TIP	A wire termination output. IA is the current sourced from this pin.
40	AGND	Analog ground.
41	AGND	Analog ground.
42	AGND	Analog ground.
43	DET	Off-hook and Ring-Trip detection bit. Tri-State Output/Active Low.
44	GDK/ AL	Ground-Key/Alarm detection bit. Tri-State Output. Active Low.

 $<sup>^{\</sup>star}$  Input pins provided with 15  $\mu A$  sink to AGND pull-down.



#### **CONTROL INTERFACE**

INPUTS				OUTPUTS			
D0	D1	D2	OPERATING MODE	DET (Active Low)	GDK/AL (Active Low)		
0	0	0	Power down	disable	disable		
0	0	1	Stand-by	off/hk	gnd-key		
0	1	0	Active N.P.	off/hk	gnd-key		
0	1	1	Active R.P.	off/hk	gnd-key		
1	0	0/1	Ringing	ring/trip	disable		
1	1	1	High Impedance Feeding	off/hk	disable		
1	1	0	Ground Start	off/hk	gnd-key		

A parallel interface allow to control the operation of STLC30R80 through a control bus:

- D0 D1 D2 latched input bits defining the Slic operation mode
- DET and GDK/AL , tri-state outputs, signal the status of the loop: On/Off-Hook and Ground-Key. Pin GDK/AL goes low also when the device thermal protection is activated or a line fault (Tip to Ring, Tip and/or Ring to Ground or VBAT) is detected (flowing current ≥ 7.5mA).
- CSIN: chip select for input bits, active Low, strobes the data present on the control bus into the internal latch.
- CSOUT: chip select for output bits; active Low, when high DET and GDK/AL goes tri-state.

D0 D1 D2  $\overline{\text{CSIN}}$  and  $\overline{\text{CSOUT}}$  inputs are provided with a 15 $\mu$ A pull-down current to prevent uncontrolled conditions in case the control bus goes floating.

According to the table 6 operating modes can be set:

- 1) Power-Down.
- 2) Stand-By.
- 3) Active N.P.
- 4) Active R.P.
- 5) Ringing
- 6) High Impedance Feeding.

#### **Power-Down**

It's an idle state characterised by a very low power consumption; any functionality is disabled. It can be set during out of service periods just to reduce the power consumption.

It is worth noticing that two other conditions can set the Slic in idle state but with some differences as reported in the table:

Idle State	DET	GDK/AL
Power Down	Disable	Disable
Reset	Disable	Disable
Thermal Alarm	Low	Low

#### Stand-By.


Mode selected in On-Hook condition when high immunity to common mode currents is needed for the DET bit.

To reduce the current consumption, <u>AC feedback</u> loop is disabled and only <u>DET</u> and <u>GDK/AL</u> detectors are active.

DC current is limited at 16mA (not programmable); feeding characteristic shown in fig. a.

The voltage drop in on-hook condition is 7.8V.

Figure a: STLC30R80 DC Characteristic in Stand-By Mode.




#### **Active**

Mode selected to allow voice signal transmission. When in ACTIVE mode the voltage drop in onhook condition is 7.8V in order to allow proper onhook transmission (Fig. b).

Resistive Region is programmable by means of external resistor R<sub>DC</sub>, limiting current can be selected by R<sub>LIM</sub> resistor.

Figure b. STLC30R80 DC Characteristic in Active Mode.




Concerning AC characteristic the STLC30R80 allows to set 2W termination impedance by means of one external scaled impedance that may be complex. Two to four wire conversion is provided by an external network. Such network can be avoided in case of application with COMBOII, in this case the two to four wire conversion is implemented inside the COMBOII by means of the programmable Hybal filter.

When in ACTIVE mode it is also possible to perform battery reversal in soft mode (with programmable transition time) without affecting the AC signal transmission.

#### Ringing

When ringing mode is selected, by toggling the D2 pin is possible to insert the ringing signal on the line: the ringing frequency is equal to the one applied to the D2 pin. The ringing signal is a balanced trapezoidal wave form where the TIP and RING voltages switch continuously between GND and VREG: VREG is obtained directly from VB1 (VREG = VB1 - 1.8V). The slope of the trapezoidal wave form is set by the external Crev capacitor and it allows to obtain ringing signal with distortion less than 10%: with a fine tuning of this capacitor is possible to obtain distortion value less than 5% (crest factor from 1.25 to 1.35).

Figure c. Typical ringing wave form.



The VB1 value must be higher enough (~70V) in order to obtain ringing signals with more than 40Vrms. The VB2 battery is used only when the line is in off hook and its value can be reduced (typ. 24V) in order to minimize the power consumption.

The ring trip detection is performed sensing the variation of the AC line impedance from on-hook (relatively high) to off-hook (relatively low). This particularly ring trip method allows to operate without DC off-set superimposed on the ringing signal and therefore obtaining the maximum possible ring level on the load starting from a given negative battery.

It should be noted that such a meted is optimized for operation on short loop applications and may not operate properly in presence of long loop (>500 Ohm).

Once ring trip is detected, the DET output is activated (logic level low), at this point the card controller or a simple logic circuit should stop the D2 toggling in order to effectively disconnect the ring signal and then set the STLC30R80 in the proper operating mode (normally ACTIVE).

#### High Impedance Feeding.

As Stand-By, this mode is set in On-Hook condition, with further reduced power consumption.


Higher power efficiency turns back a lower immunity of the Off-Hook detector to line common mode currents. The DC feeding shows a constant current characteristic ( $I_{lim}=25\text{mA}$ ) followed by a resistive range with an equivalent series resistance RFEED =  $1600\Omega+2\text{Rp}$ .

Thermal protection circuit is still active, preventing the junction temperature, in case of fault condition, to exceed 150°C

In High Impedance Feeding most of the circuit is switched off, only the circuit, dedicated to Off-Hook detection, is powered. This allows to reduce the total power consumption in On-hook to 30mW (typical).

The Off-Hook detection threshold is not programmable but defined at a fixed IDET<sub>HI</sub> = 8mA(max.)

Figure d. STLC30R80 DC Characteristic in High Impedance Feeding




#### **Ground Start.**

This mode is selected when the SLIC is adopted in a system using the Ground Start feature. In this mode the TIP termination is set in High Impedance (100k $\Omega$ ) while the RING one is active and fixed at Vbat +4.8V. In the case of connection of RING termination to GND the sinked current is limited to 30mA. When RING is connected to GND both Off-Hook and Ground-Key detectors become active. Power dissipation in this mode with a -48V battery voltage is 100mW.

#### PROTECTION CIRCUIT

Suggested protection circuit is based on programmable Trisils (like LCP1511/2) as shown in Fig.2 and Fig. 3, and the surge current is limited by the resistors RPT2 and RPR2, which are PTC types, protecting the device against both lightning and power-cross.

Figure 1. Logic Interface Input Timing



#### **METERING PULSE INJECTION**

STLC30R80 provides external pins and components for Metering Pulse injection. TTXIN pin is the input for the 12kHz or 16kHz Metering Pulse injection. This pin also provides a DC constant current source that is injected into the external RDA resistor (typ.  $10k\Omega$ ) connected between TTXIN pin and AGND. The voltage drop across TIP and RING line amplifiers and, consequentally the AC swing available.

When Metering Pulse injection is not used and voltage drop is not required, TTXIN must be shorted to AGND and RTTX, RDA and CTTX external components must be removed. The TTX cancellation is obtained through an external RTTX and CTTX network connected between TTXIN and CAC pins.

#### **MISCELLANEOUS**

- Thermal overload: the integrated thermal protection is activated when Tj reaches 150°C typ.: the Slic is forced in Power-down mode, DET and AL are set Low.
- One low cost external transistor allows to reduce the power dissipated in the SLIC itself allowing the use of extreme small size package (TQFP44). The external transistor size/package can be selected depending on the max. power requested by the particular application.

#### **EXTERNAL COMPONENTS LIST**

To set the SLIC into operation the following parameters have to be defined:

- The DC feeding resistance "Rfeed" defined as the resistance of the traditional feeding system (most common Rfeed values are: 400, 800, 1000 ohm).
- The AC SLIC impedance at line terminals "Zs" to which the return loss measurements is referred. It can be real (typ. 600 ohm) or complex.
- The equivalent AC impedance of the line "ZI" used for evaluation of the trans-hybrid loss performance (2/4wire conversion). It is usually a complex impedance.
- The value of the two protection resistors Rp in series with the line termination.
- The reverse polarity transition time defined as " $\Delta V_{TR}/\Delta T$ ".
- The constant current limit value "Ilim".
- Rth: sets the OFF/Hook DETection threshold

Once, the above parameters are defined, it is possible to calculate all the external components using the following table.

57

#### **EXTERNAL COMPONENTS**

Name	Function	Formula	Typical Value	
R <sub>REF</sub> (*)	Internal current reference programming resistor	$I_{REF} = \frac{1.16}{R_{REF}}$	$30.1$ k $\Omega \pm 1$ %	
C <sub>SVR</sub>	Battery ripple rejection capacitance $C_{SVR} = \frac{1}{2\pi \cdot \text{fp} \cdot 1.3 \text{M}\Omega}$		100nF ±10% 100V @ fp = 1.22Hz	
C <sub>RT</sub>	Ring Trip capacitance	C <sub>RT</sub> = (25/fring) · 470nF	470nF ±20% 6V @ 25Hz	
R <sub>DC</sub>	DC sinthesized resistance programming resistor	$R_{DC} = 5[R_{feed} - 2Rp]$ $R_{DC} \ge 1k\Omega$	1.5kΩ ±1%	
$C_{AC}$	AC/DC splitter capacitance	$C_{AC} = \frac{1}{2\pi \cdot fsp \cdot R_{DC}}$	10μF ±20% 15V @ fsp = 10Hz	
Rs	Protection resistor image	$R_S = 25 \cdot 2Rp$	2.5kΩ ±1%	
ZAC	2 wire AC impedance	$Z_{AC} = 25[Zs - 2Rp]$	12.5kΩ ±1%	
ZA	SLIC impedance balancing network	ZA = 25 · Zs	15kΩ ±1%	
ZB	Line impedance balancing network	ZB = 25 · Zl	15kΩ ±1%	
C <sub>COMP</sub>	AC feedback compensation capacitance	$C_{COMP} = \frac{2}{2\pi \cdot fo[100 \cdot Rp]}$	220pF ±20% @ fo = 250kHz	
RS1	Sensing resistor for Ring Trip	1000 · RR	600kΩ ±0.5%	
RS2	Sensing resistor for Ring Trip	1000 · RR	600kΩ ±0.5%	
$Q_{EXT}$	External transistor	(1)	BD140	
RPT1	Line series resistor	≥20Ω	20W 1/4W	
RPR1	Line series resistor	≥20Ω	20Ω 1/4W ±1%	
R <sub>LIM</sub> (*)	Current limiting setting resistor	$R_{LIM} = 10^{3} \cdot \frac{1.16}{I_{LIM}}$ $26k\Omega \div 64.9k\Omega$	51.1kΩ ±1%	
R <sub>TH</sub> (**)	OFF/HOOK DETection threshold setting resistor.	$R_{TH} = 200 \cdot \frac{1.16}{I_{TH}}$ $23.7k\Omega \div 86.6k\Omega$	26.1kΩ ±1%	
C <sub>REV</sub>	Polarity reversal transition time programming	$C_{REV} = \frac{K}{\frac{\Delta V_{TR}}{\Delta T}}; K = \frac{1}{3750}$	47nF for 5.67V/ms	
RDA	Output Voltage Drop Adjustment	$RDA = \frac{\Delta Drop \cdot 20k\Omega}{9.6 - \Delta Drop}$	$10$ k $\Omega$ ( $\Delta$ Drop = 3.2V) (2)	
R <sub>TTX</sub>	Teletax Cancellation Resistor	$R_{TTX} = 12.5 \cdot [Re (ZL_{TTX}) + 2R_P]$	3.75kΩ	
C <sub>TTX</sub>	Teletax Cancellation Capacitor	$C_{TTX} = \frac{1}{(12.5 \cdot I_m (ZL_{TTX}) \cdot 2\pi \cdot f_{TTX})}$		
RPT2	Protection resistor	$\geq 8\Omega$		
RPR2	Protection resistor	$\geq 8\Omega$		
D1	Overvoltage protection		1N4448	
D2	Dual Battery Operation		1N4448	
СН	Trans-Hybrid Loss Frequency Compensation	CH = CCOMP	220pF ±30%	
C <sub>VCC</sub>	Power Supply Filter		100nF ±20%	
C <sub>VB</sub>	Battery Supply Filter		100nF ±20% 100V	

<sup>(1)</sup> Transistor characteristics:  $h_{FE} \ge 25$ ,  $I_C \ge 100$ mA,  $V_{CEO} \ge 60$ V,  $f_T \ge 15$ MHz. PDISS depends on application, see Appendix. For SMD application possible alternatives are MJD350 in D-PACK or BCP53 in SOT223

<sup>(2)</sup> Typical value needed for 2.2Vrms metering pulse level, if no metering RDA =  $0\Omega$ .

<sup>(\*)</sup> R<sub>REF</sub> and RLIM should be connected close to the corresponding pins of STLC30R80.

Avoid any digital line or high voltage swing line to pass close to I<sub>REF</sub> and R<sub>LIM</sub> pins. Eventually screen these pins with a GND track.

<sup>(\*\*)</sup> Inside the formula the coefficient 1.16 must be changed to 1.2 if the selected value of I<sub>Th</sub> is lower than 5mA.

Figure 2. Typical application diagram.





Figure 3. Test Circuit.



47/

**ELECTRICAL CHARACTERISTICS** (Test Condition, unless otherwise specified:  $V_{CC} = 5V$ ,  $V_{DD} = 3.3V$ ,  $V_{B-} = -48V$ , AGND = BGND,  $T_{amb} = 25^{\circ}C$ ). Note: the limits below listed are guaranteed with the specified test condition and in the 0 to 70°C temperature range. Performance over -40 to +85°C range are guaranteed by product characterisation.

Cumala al	Deverantes	Took Constitution	Min	т	Men	He!4	F:		
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.		
AC CHARACTERISTICS  Zil Long. Impedance each wire 40 $\Omega$									
I <sub>il</sub>	Long. Impedance  Long. Current Capability AC	H.I. feeding per wire (ON-		5	40	mApk			
I <sub>il</sub>	Long. Current Capability AC	HOOK)		5		ШАРК			
		STANDBY or ACTIVE per wire (ON-HOOK)		13		mApk			
		ACTIVE per wire (OFF- HOOK). I <sub>T</sub> = Transversal Current		80 -l <sub>T</sub>		mApk			
L/T	Long. to transv.	with nominal Rp value	60			dB	C5		
T/L	Transv. to long.		40			dB	C3		
2wRL	2W return loss.	300 to 3400Hz	22			dB	C6		
THL	trans-hybrid loss.	1020Hz; 20Log  VRX/VTX	30			dB	C2		
Ovl	2W overload level	ACTIVE MODE at line terminals on ref. imped.	3.2			dBm			
TXoff	TX output offset		-200		200	mV			
G24	Transmit gain abs.	0dBm 1020Hz	-12.38		-12.02	dB	C4		
G42	Receive gain abs.	0dBm 1020Hz	5.74		6.1	dB	C1		
G24fq	tx gain variation vs. frequency	rel. 1020Hz, 0dBm 300 to 3400Hz	-0.1		0.1	dB			
G42fq	rx gain variation vs. frequency	rel. 1020Hz, 0dBm 300 to 3400Hz	-0.1		0.1	dB			
V2wp	idle channel noise at line terminals	psophometric		-82	-78	dBmp	C8		
V4wp	idle channel noise at TX port	psophometric		-90	-84	dBmp	C7		
Thd	total harm. dist. 2w-4w, 4w- 2w	0dBm, 1KHz II = 20 to 45mA			-50	dB			
G <sub>TTX</sub>	Transfer Gain	V <sub>TTX</sub> = 100mV <sub>RMS</sub> @ 16kHz		14.5		dB			
		$G_{TTX} = 20Log\left(\frac{V_L}{V_{TTX}}\right)$							
		with $R_L = 200\Omega$							
THD (TTX)	TTX Harmonic Distortion	$2.2V_{RMS}$ = on $200\Omega$			3	%			
	CTERISTICS (TTX pin connec								
Vlohi	Line voltage	II = 0, H.I. feeding	47	47.4	47.8	V	<u> </u>		
Vlo	Line voltage	II = 0, SBY/ACTIVE/ON- HOOK	38.6	39.9	40.6	V			
Ilims	Short circ. curr.	R <sub>loop</sub> = 0, SBY	14	16	18	mA			
Ilima	Lim. current accuracy	Rel to progr. val. 20 to 45mA ACTIVE NP, RP	-10		10	%			
Rfeed	Feed res. accuracy	ACTIVE NP, RP	-10		10	%			
Rfeed H.I.	Feeding resistance	H.I. feeding	1100		2100	Ω			
llact	Feed current ACTIVE	ACTIVE NP, RP Rloop = $1900\Omega$ RDC = $1.5k\Omega$	18			mA			
llsby	Feed current STBY	STY, Rloop = $2.2K\Omega$ RDC = $1.5k\Omega$	13			mA			

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
I <sub>TIP</sub>	Tip Leackage Current	Ground Start			1	μΑ	
I <sub>GS</sub>	Ring Lead Current	Ground Sart Ring to GND		33		mA	
I <sub>DA</sub>	Reference current sourced by TTX IN pin for Voltage Drop programming			-60		μА	
DETECTOR	RS					•	•
I <sub>det</sub>	Off-hook current threshold	Rel. to progr. val. 7 to 11mA	-10		+10	%	
	ST-BY, ACTIVE	Rel. to progr. val. 3 to 6mA	-20		+20	%	
I <sub>det</sub> H.I.	Off-Hook current threshold	H.I. feeding	5		8	mA	
Hys	Off/On hook hyst.	ST-BY, ACTIVE		15% I <sub>det</sub>		mA	
Td	Dialling distortion	ACTIVE	-1		+1	ms	
I <sub>LL</sub>	Ground Key Current threshold I <sub>LL</sub> = I <sub>B</sub> - I <sub>A</sub>	TIP to RING to GND or RING to GND		7.5		mA	
I <sub>gst</sub>	Ground Start Detection Threshold	$I_{gst} = 2 \cdot I_{det}$	-10		+10	%	
DIGITAL IN INPUTS: DO	TERFACE D, D1, D2, CSIN, CSOUT						
Vih	Input high voltage	$V_{DD} = 3.3V$	2			V	
Vil	Input low voltage	$V_{DD} = 3.3V$			0.8	V	
lih	Input high current				30	μΑ	
lil	Input low current				10	μΑ	
OUTPUTS:	DET, GDK /AL						
Vol	Output low voltage	Iol = 0.75mA; CSOUT = LOW			0.5	V	
Voh	Output high voltage	loh = 0.1mA; CSOUT = LOW	2.4			V	
l <sub>OZ</sub>	Tri-State Output Current	CSOUT = High	-10		+10	μΑ	
POWER SU	JPPLY REJECTION						
PSRRC	V <sub>CC</sub> to 2W port	Vripple = 0.1Vrms 50 to 4000Hz	27			dB	C9
PSRRB	Vbat to 2W port	Vripple = 0.1Vrms 50 to 4000Hz	30			dB	C9
POWER CO	ONSUMPTION						
I <sub>CC</sub>	V <sub>CC</sub> supply current	H. I. Feeding On-Hook SBY On Hook ACTIVE On Hook			1.0 3.5 5.0	mA mA mA	
I <sub>BAT</sub>	V <sub>BAT</sub> supply current	H. I. Feeding On-Hook SBY On Hook ACTIVE On Hook			0.5 2.5 4.0	mA mA mA	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Any operating mode		100	320	μΑ	
RING							
V <sub>RING</sub>	Line Voltage	RING D2 tog @ f = 25Hz LOAD = 3REN 1REN = $6930\Omega + 8\mu$ F THD = $10\%$ , $V_{BAT} = -70V$		44		Vrms	
V <sub>RING</sub>	Line Voltage	RING D2 tog @ f = 25Hz LOAD = 3REN 1REN = $1800\Omega + 1\mu$ F THD = $10\%$ , $V_{BAT}$ = $-70V$		46		Vrms	

10/13

#### **APPENDIX A**

#### **Battery voltage autoset**


The STLC30R80 shows a line voltage depending on the voltage applied to Vbat pin. In particular in the On-Hook the line voltage is Vbat if the SLIC is put in HI-Z mode or Vbat -7.8V if the SLIC is put in Active mode.

If the battery voltage applied to the Vbat pin is always -70V (necessary to generate the proper ringing signal), during the On-Hook the line voltage is higher than 60V.

A simple circuit to generate the proper Off-Hook battery voltage can be used starting from the -70V as shown in the below figure A1.

The RING command (active low) is used to switch on the NPN transistor and apply the battery voltage directly to the Vbat pin. When the RING command is high the NPN transistor is off and the zener diode reduces the voltage applied to the Vbat pin.


Figure A1.




# STLC30R80

DIM.		mm		inch		
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
В	0.30	0.37	0.45	0.012	0.014	0.018
С	0.09		0.20	0.004		0.008
D		12.00			0.472	
D1		10.00			0.394	
D3		8.00			0.315	
е		0.80			0.031	
E		12.00			0.472	
E1		10.00			0.394	
E3		8.00			0.315	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
К	0°(min.), 3.5°(typ.), 7°(max.)					

# OUTLINE AND MECHANICAL DATA





471

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

 $\ensuremath{\texttt{©}}$  2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

