

# STLVD111

### PROGRAMMABLE LOW VOLTAGE 1:10 DIFFERENTIAL LVDS CLOCK DRIVER

- 100psPART-TO PART SKEW
- 40psBANKSKEW
- DIFFERENTIAL DESIGN
- MEETS LVDS SPEC. FOR DRIVER OUTPUTS AND RECEIVER INPUTS
- REFERENCE VOLTAGE AVAILABLE OUTPUT VBB
- LOW VOLTAGE V<sub>CC</sub> RANGE OF 2.375 TO 2.625V
- HIGH SIGNALLING RATE CAPABILITY (EXCEEDS 622MHz)
- SUPPORT OPEN, SHORT AND TERMINATED INPUT FAIL-SAFE (LOW OUPUT STATE)
- PROGRAMMABLE DRIVERS POWER OFF CONTROL

### DESCRIPTION

The STLVD111 is a low skew programmable 1 to 10 differential LVDS driver, designed for clock distribution. The select signal is fanned out to 10 identical differential outputs.

The STLVD111 is provided with a 11 bit shift register with a serial in and a Control Register. The purpose is to enable or power off each



output clock channel and to select the clock input. The STLVD111 is specifically designed, modelled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within a device. The net result is a dependable guaranteed low skew device.

The STLVD111 can be used for high performance clock distribution in 2.5V systems with LVDS levels. Designers can take advantage of the device's performance to distribute low skew clocks across the backplane or the board.

#### **ORDER CODES**

Туре	Temperature Range	Package	Comments
STLVD111BF	-40 to 85 °C	TQFP32 (Tray)	250 parts per Tray
STLVD111BFR	-40 to 85 °C	TQFP32 (Tape & Reel)	2400 parts per Reel

#### **PIN CONFIGURATION**

02 02 05 05 05 05 05 05 05	5
GND 24 23 22 21 20 19 18 GND 25	1/16 V <sub>CC</sub>
Q2 Z2	15 07
Q2 27	14 07
Q1 Z8	13 🗖 QB
Q1 🗖 29	12 QB
QD <b>2</b> 30	11 🗖 Q9
Q0 🗖 31	10 🗖 09
V <sub>CC</sub> 32	▶ GND
	_
더 너 찍 더 지 않	с Ш
	2309730

September 2000

#### **PIN DESCRIPTION**

PIN No	SYMBOL	NAME AND FUNCTION	
1	СК	Control Register Clock	
2	SI	Control Register Serial In/CLK_SEL	
3	CLK0	Differential Input	
4	CLK0	Differential Input	
5	V <sub>BB</sub>	Output Reference Voltage	
6	CLK1	Differential Input	
7	CLK1	Differential Input	
8	EN	Device Enable/Program	
9	GND	Ground	
10	Q9	Differential Outputs	
11	Q9	Differential Outputs	
12	Q8	Differential Outputs	
13	Q8	Differential Outputs	
14	Q7	Differential Outputs	
15	Q7	Differential Outputs	
16	V <sub>CC</sub>	Supply Voltage	
17	<b>Q6</b>	Differential Outputs	
18	Q6	Differential Outputs	
19	<b>Q</b> 5	Differential Outputs	
20	Q5	Differential Outputs	
21	Q4	Differential Outputs	
22	Q4	Differential Outputs	
23	Q3	Differential Outputs	
24	Q3	Differential Outputs	
25	GND	Ground	
26	Q2	Differential Outputs	
27	Q2	Differential Outputs	
28	Q1	Differential Outputs	
29	Q1	Differential Outputs	
30	Q0	Differential Outputs	
31	Q0	Differential Outputs	
32	Vcc	Supply Voltage	

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.3 to 2.8	V
VI	Input Voltage	-0.2 to (V <sub>CC</sub> +0.2)	V
Vo	Output Voltage	-0.2 to (V <sub>CC</sub> +0.2)	V
losd	Driver Short Circuit Current	Continuos	
ESD	Electrostatic Discharge (HBM 1.5KΩ, 100pF)	>2	ΚV

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

#### THERMAL DATA

R <sub>Tj-c</sub> Thermal Resistance Junction-Case	13	°C/W
--	----	------

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	ТҮР	Мах	Unit
Vcc	Supply Voltage	2.375		2.625	V
V <sub>IC</sub>	Receiver Common Mode Input Voltage	0.5 V <sub>ID</sub>		2-0.5 V <sub>ID</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	-40		85	°C
TJ	Operating Junction Temperature	-40		105	°C

## **DRIVER ELECTRICAL CHARACTERISTICS** ( $T_A$ = -40 to 85 °C, $V_{CC}$ = 2.5V ± 5% unless otherwise specified (Note1, 2)

Symbol	Parameter	Test Conditions		Unit		
			Min.	Тур.	Max.	
V <sub>OD</sub>	Output Differential Voltage (Fig. 2)	R <sub>L</sub> = 100 Ω	250	450	600	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				70	mV
V <sub>OS</sub>	Offset Voltage	$-40 \le T_A \le 85 \ ^{o}C$	0.95	1.2	1.45	V
		$0 \le T_A \le 70$ °C	0.95	1.2	1.35	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				350	mV
los	Output Short Circuit Current	$V_{O} = 0V$		15	30	mA
		$V_{OD} = 0V$		7	15	mA

Note 1: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 2: All typical values are given for  $V_{CC}$  = 2.5V and  $T_A$  = 25°C unless otherwise stated.

# **RECEIVER ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = -40 to 85 $^{\circ}$ C, V<sub>CC</sub> = 2.5V ± 5% unless otherwise specified (Note1, 2)

Symbol	Parameter	Test Conditions		Value		Unit
			Min.	Тур.	Max.	
Vidh	Input Threshold High				100	mV
VIDL	Input Threshold Low		-100			mV
l <sub>iN</sub>	Input Current	$V_1 = 0V$		42	100	μA
		$V_{I} = V_{CC}$		2	10	μA

Note 1: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 2: All typical values are given for  $V_{CC} = 2.5V$  and  $T_A = 25^{\circ}C$  unless otherwise stated.



## **DRIVER ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = -40 to 85 $^{\circ}$ C, V<sub>CC</sub> = 2.5V ± 5% unless otherwise specified (Note1, 2)

Symbol	Parameter Test Conditions Value			Unit		
			Min.	Тур.	Max.	
V <sub>BB</sub>	Output Reference Voltage	$V_{CC} = 2.5V$	1.15	1.25	1.35	V
I <sub>CCD</sub>	Power Supply Current	All driver enabled and loaded		105	130	mA
C <sub>IN</sub>	Input Capacitance	$V_1 = 0V$ to $V_{CC}$		5		pF
COUT	Output Capacitance			5		pF
VIH	Logic Input High Threshold	V <sub>CC</sub> = 2.5V	2			V
VIL	Logic Input Low Threshold	$V_{CC} = 2.5V$			0.8	V
lı lı	Logic Input Current	$V_0 = 2.5V$ , $V_{IN} = V_{CC}$ or GND			± 10	μΑ

Note 1: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 2: All typical values are given for  $V_{CC} = 2.5V$  and  $T_A = 25^{\circ}C$  unless otherwise stated.

## **LVDS TIMING CHARACTERISTICS** (T<sub>A</sub> = -40 to 85 $^{\circ}$ C, V<sub>CC</sub> = 2.5V ± 5% unless otherwise specified (Note 4)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	
t <sub>TLH</sub> , t <sub>THL</sub>	Transition time	$R_L = 100\Omega$ , $C_L = 5 \text{ pF}$ , (Fig. 5, 6)		330	450	ps
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	(Fig. 5, 6)		2	3	ns
f <sub>MAX</sub>	Maximum Input Frequency		700	900		MHz
t <sub>SKEW</sub>	Bank Skew	(Fig. 1)		40		ps
	Part to part Skew	(Fig. 2)		100		ps
	Pulse Skew	(Fig. 3)		50		ps

Note 4: Generator waveforms for all test conditions: f = 1 MHz,  $Z_0 = 50 \Omega$  (unless otherwise specified)

### **CONTROL REGISTER TIMING CHARACTERISTICS** ( $T_A = -40$ to 85 °C, $V_{CC} = 2.5V \pm 5\%$ , EN=H, unless otherwise specified (Figure 4)

Symbol	Parameter Test Conditions Value			Unit		
			Min.	Тур.	Max.	
f <sub>MAX</sub>	Maximum Frequency of Shift Register	(Fig. 7)	100	150		MHz
ts	Clock to SI Setup Time	(Fig. 7)			2	ns
t <sub>h</sub>	Clock to SI Hold Time	(Fig. 7)			1.5	ns
t <sub>rem</sub>	Enable to Clock Removal Time	(Fig. 7)			1.5	ns
tw	Minimum Clock Pulse Width	(Fig. 7)	3			ns

#### SPECIFICATION OF CONTROL REGISTER

The STLVD111 is provided with a 11 bit shift register with a Serial In and a Control Register. The purpose is to enable or power off each output clock channle and to select the clock input. The STLVD111 provides two working modality:

#### PROGRAMMED MODE (EN=1)

The shift register have a serial input to load the working configuration. Once the configuration is loaded with 11 clock pulse, another clock pulse load the configuration into the control register. The first bit on the serial input line enables the outputs Q9 and Q9, the second bit enables the outputs Q8 and Q8 and so on. The last bit is the clock selection bit. To restart the configuration of the shift register a reset of the state machine must be done with a clock pulse on CK and the EN set to Low. The control register can be configured on time after each reset.

#### STANDARD MODE (EN=0)

In Standard Mode the STLVD111 isn't programmable, all the clock outputs are enabled. The LVDS clock input is selected from Clock0 or Clock1 with the SI pin as shown in the Truth Table below.

EN	SI	СК	OUTPUT
L	L	Х	All Output Enabled, Clock0 selected, Control Register disabled
L	Н	Х	All Output Enabled, Clock1 selected, Control Register disabled
Н	L		First stage stores "L", other stages store the data of previous stage
н	Н		First stage stores "H", other stages store the data of previous stage
L	Х		Reset of the state machine, Shift register and Control Register

#### TRUTH TABLE OF STATE MACHINE INPUTS

#### SERIAL INPUT SEQUENCE

BIT#10	BIT#9	BIT#8	BIT#7	BIT#6	BIT#5	BIT#4	BIT#3	BIT#2	BIT#1	BIT#0
CLK_SEL	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9

#### TRUTH TABLE OF THE CONTROL REGISTER

BIT#10	BIT#(0-9)	Qn(0-9)
L	Н	Clock0
Н	Н	Clock1
Х	L	Qn Output Disabled

X=Don't Care

#### **TRUTH TABLE**

СК	EN	SI	CLK0	CLK0	CLK1	CLK1	Q(0-9)	<u>Q</u> (0-9)
L	L	L	L	Н	Х	Х	L	Н
L	L	L	Н	L	Х	Х	Н	L
L	L	L	Open	Open	Х	Х	L	Н
L	L	Н	Х	Х	L	Н	L	Н
L	L	Н	Х	Х	Н	L	Н	L
L	L	Н	Х	Х	Open	Open	L	Н
All drivers enable								

### STLVD111

#### LOGIC DIAGRAM



6/11





#### Figure 2: PART TO PART SKEW - tsk(PP)



Figure 3: PULSE SKEW - tsk(P)



 $t_{sk(p)}$ ; BANKSKEW is the magnitude of the time difference between outputs with a single driving input terminal  $t_{sk(pp)}$ ; PARTTO PARTSKEW is the magnitude of the difference in propagation delay times between any specific terminals of two devices when both devices operate with the same input signal, the same supply voltages, at the same temperature, and have identical packages and test circuits. tskib; PULSE SKEW is the magnitude of the time difference between the high to low and low to high propag ation delay times at an output.

<u> </u>	7/11

### STLVD111

#### Figure 4: VOLTAGE AND CURRENT DEFINITION







57

8/11



## Figure 6: DIFFERENTIAL RECEIVER TO DRIVE PROPAGATION DELAY AND DRIVE TRANSITIO TIME WAVEFORMS

# Figure 7: SET-UP, HOLD AND REMOVAL TIME, MAXIMUM FREQUENCY, MINIMUM PULSE WIDTH WAVEFORMS



57

### **TQFP32 MECHANICAL DATA**

DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
A			1.60			0.063	
A1	0.05		0.15	0.002		0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
В	0.30	0.37	0.45	0.012	0.015	0.018	
С	0.09		0.20	0.004		0.008	
D		9.00			0.354		
D1		7.00			0.276		
D3		5.60			0.220		
е		0.80			0.031		
E		9.00			0.354		
E1		7.00			0.276		
E3		5.60			0.220		
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
К							



57

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

57