

# AN1222 APPLICATION NOTE

# I<sup>2</sup>C Communication between ST52x420 and EEPROM

Authors: V. Marino, C. Vinci

#### 1. Introduction

This application note shows an example of how to use ST52x420 to communicate with an EEPROM memory with an  $I^2C$  bus protocol. In this example, an M24C04 EEPROM (4K bit) is taken into account, but the following considerations can be applied to applications with any kind of M24CXX memory.

Two software routines are proposed, the Byte Write and the Random Address Read, for ST52x420 microcontroller configured in single master communication.

### 2. Communicating Protocol


The M24CXX is an EEPROM supporting the I<sup>2</sup>C protocol. The M24CXX can communicate with a microcontroller, the master, only by a serial data I/O line (SDA) and a serial clock (SCL).

During each data transfer, the M24CXX samples the SDA bus signal on the rising edge of the clock signal SCL. The SDA signal must be stable during the clock low to high transition and the data must change only when the SCL line is low. Changes in the data line while the clock is high are interpreted as START and STOP conditions.

START is identified by a high to low transition of the SDA line while the clock is stable in the high state. A START condition must precede any data transfer command.

After the START, <u>ST52x420</u> sends onto the SDA bus line 8 bits (MSB first): the first 7 bits to select the device, the last (*RW* bit) to indicate if it is a read (*RW* high) or write (*RW* low) operation.

After sending each 8 bits data stream, the master releases the SDA bus; during the 9th clock pulse period the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bit data. A complete data transfer is always terminated by a STOP, identified by a low to high transition of the SDA line while the clock SCL is stable in the high state.



February 2000 1/22

#### 3. Hardware Description

The connection scheme between ST52x420 and EEPROM is shown in Figure 2. Pin PB1 of ST52x420 is used to transfer data to and from the memory (SDA); pin PB0 for data synchronization (SCL).

In this scheme M24C04 inputs E0, E1 and E2 are tied to Vss (Device Select Code is A0h), therefore, being E0 low, only 256 byte of memory, the low part, can be addressed. To address also the memory high part (address 1xxxxxxxxx), E0 must be dynamically driven by using another I/O pin of ST52x420.

A maximum of four memories of the type M24C04 can be addressed by a microcontroller on the same two wire buses, setting E1 and E2 inputs (00, 01, 10, 11): each device is identified by its Device Select Code and will only respond to the correct selection.


Pin  $\overline{WC}$ , used to protect the contents of the memory from inadvertent erase/write operations, is <u>unconnected</u>, therefor<u>e</u> with this scheme, write <u>operations</u> are always allowed. To allow enabling  $(\overline{WC}=V_{\parallel})$  and disabling  $\overline{WC}=V_{\parallel}$ ) write operations,  $\overline{WC}$  must be driven dynamically.

PB1
ST52X420
PB0
SDA
WC
M240C04
E1
E2

Figure 2 - ST52x420/EEPROM I<sup>2</sup>C Schematics

# 3.1 Byte Write Mode


In WRITE mode, after the START condition, ST52x420 sends a Device Select Code with the  $R\overline{W}$  bit set to '0', as shown in Figure 3. The memory acknowledges the reception and waits for an address byte from the master, to which it responds with an acknowledge. After the acknowledge, ST52x420 sends the data byte to be written in the defined memory location. ST52x420 terminates the transfer by generating a STOP condition.



#### 3.2 Random Address Read Mode

In order to read a byte from an address of the memory, ST52x420 performs a dummy write to load the address, as shown in Figure 4. Then, without sending a STOP condition, ST52x420 sends another START condition and sends the Device Select Code again, with the *RW* bit set to '1'. After acknowledgment, the memory provides onto the bus the contents of the addressed byte. The master is not required to acknowledge the byte output and terminates the transfer with a STOP condition.

Figure 4 - Read Mode Sequence



# 4. Software (I<sup>2</sup>C communication routines between ST52x420 and M24C04 EEPROM)

The software project for ST52x420 communicating with an EEPROM M24C04 is described in the followings. Two routines are developed in assembler language to show how to perform operations of writing and reading a page of memory (256 bytes). Please refer to Appendix 1 for writing operation and Appendix 2 for reading operation assembler code.

#### 4.1 Write Software Routine

#### Chip configuration and EPROM data store

In the first part of the assembler code, as you can see in Appendix 1, after the interrupt request vector definition, the "data page addr value" instructions are performed. These instructions indicate to store data value in the ST52x420 EPROM, in the address of the specified page, in order to write these data into I<sup>2</sup>C EEPROM.

The configuration registers used for this program are:

REG\_CONF0 to enable TIMER1 interrupt

REG CONF1 to establish interrupt priority

REG\_CONF8 and REG\_CONF9 to configure the TIMER1

REG CONF13 and REG CONF14 to configure the PORTB

The Timer1 peripheral has been configured in order to have a timer clock  $T=0.4\mu s$  by setting the prescaler value to 4 and supposing that the master clock frequency is equal to 10 Mhz. The choice to load the counting from the timer\_count register, where the user can write values ranging from 10 to 255 (80 in this example), allows to set the communication speed within the range [250KHz (fast mode), 9.8KHz (standard mode)].

#### Main program

After the initialization of the used register, the START condition is performed calling the subroutine 'start bit'.

Then three byte are serially sent (calling 'send\_data') onto SDA bus, respectively the Device Select Code, the Address byte and the Data byte to be written into I<sup>2</sup>C memory address location: after each byte is sent, ST52X420 waits for M24C04 acknowledgment; at each ACK receipt (reg30 is 0 after 'read\_ack' subroutine) the variable 'cont\_ack' (reg40), initially set to zero, is incremented of one unit. When 'cont\_ack' reaches 3, a STOP condition (calling 'stop\_bit' subroutine) is sent by ST52X420 to the memory. If the signal ACK is not returned from the memory (reg30 not equal to zero) the program provides to restart the communication protocol, jumping to the label 'init'.

In order to write 256 bytes into the memory, the reg10 (address counter) is incremented of one unit after each 'byte write' operation and only when the whole 256 bytes have moved to the EEPROM the program terminates with a 'halt' instruction, that stops the clock master so that the CPU and the peripherals are turned-off.

勾

#### 'Start\_bit' subroutine

This subroutine performs the START condition: at first, the SDA line is pulled in high state through sending the reg21=2=00000010b into port B; then the SCL line is pulled high by setting pin PB1 high sending reg21=3=00000011b; finally SDA is put low, and then also SCL, to complete the START bit communication, as required from the protocol (Figure 1).

Time delays among transitions between each block in the 'start\_bit' routine are managed thanks to the timer1 peripheral. In fact each transition on the port B is performed after a 'waiti' instruction, that allows to synchronize the signal into port B with the interrupt generated on the falling edge of the Timer1 out signal.

#### 'Send data' subroutine

This routine has been planned for sending serially the 8 bits of a byte.

In the first part of the routine, to decide whether the Divice Select Code byte (160 in this case), or the address byte or the data byte must be sent, the variable 'cont\_ack' is used.

If the byte to be sent is the data byte, an operation of reading from the EPROM of ST52X420 is performed, through the instruction 'ldre (19) (10)', that loads in the register of RAM pointed by reg19 (that is reg20) the content of the address of memory pointed by reg10 (that is 256\*page+reg10).

To send each byte, stored in reg50, bit by bit, a cycle scanned by reg23 (decremented from 8 to 1) is performed. At each step of the cycle, one data bit is sent onto SDA bus ('ldpr 1 21') and the clock pulse on SCL line is performed.

To determine if the bit to send is '0' or '1', a simple operation of shift on the reg50 ('asl 50') is done.

#### 'Read ack' subroutine

The routine 'read\_ack' is called by the main program after the routine 'send\_data' to check if the data sent is correctly received by the EEPROM; if so, the variable 'ack' (reg30) is 'zero' and the procedure can continue, otherwise, if reg30 is 'two', an error has occurred and the communication is restarted.

#### 'Stop\_bit' subroutine

A data transfer is always terminated by a STOP condition, that is identified by a low to high transition of SDA line while the clock SCL is stable in the high state. This condition is performed calling 'stop\_bit' subroutine.

#### 4.2 Read Software Routine

#### Main program

After the initialization of the used register, the START condition is performed calling the subroutine 'start bit'.

Three bytes are then sent serially onto SDA bus (see also 'send\_data' subroutine). A cycle variable 'cont\_ack' (reg40) is used to discriminate which byte is going to be sent: the Device Select Code (160) if reg40 is '0', the address byte (reg10) if it is '1', the Device Select Code again with the RW bit set to '1' (i.e. A byte corresponding to 161), after a new START condition, if reg40 is '2'. If reg40 is '3', the data is read (with 'read data' subroutine) and the STOP condition is executed.

Note that, if the signal ACK is not returned from the memory (reg30 not equal to zero) the program provides to restart the communication protocol, jumping to the label 'init'.

In order to read from the memory 256 bytes the reg10 (address counter) is incremented of one unit after each read operation and only when the whole 256 bytes have read from the EEPROM the program terminates with a 'halt' instruction, that stops the clock master so that the CPU and the peripherals are turned-off.

#### 'Read\_data' subroutine

This subroutine is designated to read the data from the memory; the data is composed of eight bits, then, in order to read it, a cycle scanned by a counter initially set to '8' (reg23) is realized.

To convert the serial data to parallel format, is necessary to associate to every bit the relative weight, that is given by  $2^{(reg23-1)}$ ; to calculate the weight, the cycle 'power\_of\_two' is performed. At the end of this cycle, the register 31 of the RAM will contain 0 if the read bit was '0' or a value among 128, 64, 32, 16, 8, 4, 2, 1 if the bit was '1'; adding to reg20 reg31 at every cycle, the value of the read data is finally contained in reg20.

#### 'Send\_ack' subroutine

In accordance with the I<sup>2</sup>C communicating protocol, at the end of the data byte receipt, ST52X420 puts the pin PB0 (SCL line) high, before sending the stop condition.

# **Appendix 1**

.*************************************						
; · PURP	PURPOSE: I <sup>2</sup> C communication					
;						
; DATE	:	12/1/200	0			
.****	*****	****	*** ******	** ******* ***		
: This pro	ogram write	es from the	e address 0 to the ac	ddress 255 of		
•	•			EPROM of ST52X420		
.****	*****	*********In	terrupt vector******	********		
irq 2 TIM						
.****	*****	*****	*** ********* ******	** ******* *****		
;data to s	store in the	EPROM				
data	2	0	255			
	2		254			
data		2	253			
	2	3	252			
	2					
data		5	250			
	•••	•••	•••			
		249	6			
data		250	5			
		251				
		252	3			
data		253	2			
data	2	254	1			
data	2	255	0			
,			*** ******			
.****		-		ons *************		
	ldrc	0	00001000b	; interrupt mask configuration		
	ldcr	0	0	; TM1 not masked, TM0, TM2, ADC, EXT masked		
	ldrc	0	00011110b	; interrupt priority configuration		
	ldcr	1	0	; from the lowest: ADC, TM0, TM2, TM1		
	ldrc	0	01000000b	; PWM-Timer 1 configuration		
	ldcr	8	0	; Timer mode, int. on TM1Out falling edge		
	Idrc	0 00100010b ; PWM-Timer 1 configuration				

	lder ldre lder ldre lder	9 0 13 0 14	0 00000010b 0 00000000b 0 80	; TM1Out square wave, PRESC1=4 ; Port B direction configuration ; PB1 input, the whole other pins in output ;Port B mode configuration ; PB7-PB0 digital I/O  ; reg0=80 ; TIMER_COUNT1=80		
.*******	*****	****	*endconfiguration***	***********		
;*************************************						
Start:	ldrc	10	0	;address=0		
	ldrc ldrc	19 21	20	;reg19=20 (this instruction maids for the indirect ;addressing of reg20 through reg19) ;register of support to send data into Port B		
	ldrc	22	2	; register used to set bit1 of Port B		
init:	ldrc call start	40 _bit	0	; init cont_ack ; START condition routine		
send:	call send			; send byte into SDA bus ; read ACK (result is stored in reg30)		
	and jpnz init	30	30	; if ack=0 the procedure goes on, else restarts		
	inc	40		; increments cont_ack		
	ldrc sub jpnz sen	41 41 d	3 40	; after three acknowledge the data transfer is ; terminated and a STOP condition is performed ; call stop_bit ; STOP condition routine		
	inc	10		; increments address ; If before this operation reg10<255 flag C is		

				; cleared and then new write operation is performed. ; Else, if reg10=255, this operation causes an ; overflow (flag C is setted) and the program
	jpnc halt	init		; finishes. ; clock master is stopped
.********	*****	**********er	nd main program****	************
.*******	*****	****	*start_bitroutine****	**********
;this routi	ne perforn	ns the star	t of the communication	ng protocol
start_bit:				
	Idrc	0	0000000b	; Port B direction configuration
	ldcr	13	0	; PB6-PB0 output
	ldrc	0	01000101b	; PWM-Timer 1 configuration
	ldcr	8	0	; Timer set and start
				,
	waiti			; waits for Timer1 interrupt
.***	*****	****	CD / bi ~ b * * * * * * * * * * * * * * * *	*********
,	add	21	SDAhigh***********************************	; reg21=2
	ldpr	1	21	; send reg21 into Port B
.*******	*****	****	*** ******** *****	***********
	waiti			; waits for Timer1 interrupt
.*******	*****	****	*** SCLhigh*****	***********
	inc	21	· ·	; reg21=3
	ldpr	1	21	; send reg21 into Port B
,	waiti	****	*** *********	; waits for Timer1 interrupt
.****	*****	****	*** *** SDAlow ******	************
	sub	21	22	; reg21=1
****	ldpr		21 *** ******	; send reg21 into Port B
,				
	waiti			; waits for Timer1 interrupt
.******	*****	*******SCL	low********	**************
	dec	21		; reg21=0
****	ldpr		21 *** ******	; send reg21 into Port B
,				

	waiti			; waits for Timer1 interrupt
	ldrc ldcr	0 8	01000000b 0	; PWM-Timer 1 configuration ; Timer reset
	ldrc ldcr ret	0 13	0	; Port B direction configuration ; PB1 input, the whole other pins in output ; return from subroutine
.****	*****	*****	**** *******	** ***** *** ****
.****	*****	*****	**send_dataroutine**	*********
send_dat	ta:			
	ldrc ldcr	0 13		; Port B direction configuration ; PB6-PB0 output
.****	*****	*****	**** byte_to_send****	**********
	ldrc sub jpnz	0 0 I0	0 40	; if cont_ack==0 then
	ldrc jp	50 end	160 0	; byte_to_send=160 (Device Select Code)
10:	ldrc sub jpnz	0 0 I1	1 40	; else ; if cont_ack==1 then
	ldrr jp	50 end0	10	; byte_to_send=address
I1:				; else
	pgset	2		; sets the current EPROM page
	Idre (19)	(10)	; the contents of the	; this instruction loads into RAM location, whose ; address is contained in reg19 (that is into reg20) EPROM location to the
end0:	ldrr	50	20	; address (256*pag_number+reg10) ; byte_to_send=data

# **AN1222 - APPLICATION NOTE**

.*******	.******* ******* ******* ******* *******					
.******	*******	*****	*******	*****		
,						
	ldrc	23	8	· init counter hit		
	idic	23	0	; init counter bit		
	bit:					
.*******	*******	********b	itto send*********	******		
,	ldrc	21	0	; bit=0		
	asl	50	O	; shift left byte_to_send		
	jpnc			; C is set if MSB was high		
	add	21	22	; if C is set bit=1 (PB1=1)		
12:						
	ldpr	1	21	; send bit of data into Port B		
	•					
.******	*******	*****	******	*****		
,						
		****	******			
,		***SCLpul	se**********			
	ldrc	0	01000101b	; PWM-Timer 1 configuration		
	ldcr	8	0	; Timer set and start		
	waiti			; waits for Timer1 interrupt		
	Walti			, water or Timer Finterrapt		
		04				
	inc	21				
	ldpr	1	21	; SCL high		
	waiti			; waits for Timer1 interrupt		
	dec 21			·		
	ldpr	1	21	; SCL low		
	шрі	'	21	, 002 low		
	- 141			alta fan Timan Allatana art		
	waiti			; waits for Timer1 interrupt		
	ldrc	0	01000000b	; PWM-Timer 1 configuration		
	ldcr	8	0	; Timer reset		
*******	*******	******	******			
,						
	اماسم	04	0			
	ldrc	21	0	; resets reg21		
	dec	23		; decrements counter bit		
	jpnz bit			; jumps to label 'bit' if the data transfer is		
				; incomplete, goes out after 8 bits sent		
.******	******	*****	*****	, , , , , , , , , , , , , , , , , , , ,		
,						
	Lalaca	0	000000405	Deat Delinestian and Committee		
	ldrc	0	00000010b	; Port B direction configuration		
	ldcr	13	0	; PB1 input, the whole other pins in output		

	ret			; return from subroutine		
.*******	.*************************************					
.*******	***read_ac	ck routine**	******* ********	****		
read_ac	k:					
	Idrc	0	01000101b	; PWM-Timer 1 configuration		
	ldcr	8	0	; Timer set and start		
	waiti			; waits for Timer1 interrupt		
.*******	******	*****	**** *************************	CLhigh ***********************************		
	inc	21		; reg21=1		
.****	ldpr ******	1	21	; send reg21 into Port B		
,						
waiti				; waits for Timer1 interrupt		
	ldri	30	10	; read port B		
	and	30	22	; (XXXXXBX)b AND (00000010)b=(000000B)b		
.****	*****	*****	***********	Cllow ***********************************		
,		*****	**** ******** ************************	CLIOW ************************************		
;******* dec	21			; reg21=0		
dec	21 ldpr	1	21			
dec	21 ldpr	1	21	; reg21=0 ; send reg21 into Port B		
dec	21 Idpr ******	1	21	; reg21=0 ; send reg21 into Port B ************************************		
dec	21 Idpr ************************************	1 ******* 0	21	; reg21=0 ; send reg21 into Port B  *** ; waits for Timer1 interrupt ; PWM-Timer 1 configuration		
dec	21 Idpr ************************************	1 ******** 0 8	21 **** *******	; reg21=0 ; send reg21 into Port B  ***********************************		
dec	21 Idpr ************************************	1 ******* 0	21 ************************************	; reg21=0 ; send reg21 into Port B  *** ; waits for Timer1 interrupt ; PWM-Timer 1 configuration		
dec	21 Idpr ************************************	1 ******** 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine		
dec ;*********  ret ;********	21 Idpr ************************************	1 ******* 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine		
dec ;*********  ret ;********	21 Idpr ************************************	1 ******* 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine		
dec ;*********  ret ;********	21 Idpr ************************************	1 ******* 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine		
ret .************************************	21 Idpr ************************************	1 ******* 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ***********************************		
ret .************************************	21 Idpr ************************************	1 ******* 0 8 21	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine		
ret .************************************	21 Idpr ************************************	1 ************************************	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine  ine********************************		
ret .************************************	21 Idpr ************************************	1 ************************************	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine  ***********************************		
ret .************************************	21 Idpr ************************************	1 ************************************	21 ************************************	; reg21=0 ; send reg21 into Port B  ; waits for Timer1 interrupt  ; PWM-Timer 1 configuration ; Timer reset ; resets reg21  ; return from subroutine  ine********************************		

# **AN1222 - APPLICATION NOTE**

	waiti			; waits for Timer1 interrupt			
******	**************************************						
	ldrc	21	0	; reg21=0			
	ldpr	1	21	; send reg21 into Port B			
.******* ,	** *****	** ******	********	*********			
	waiti			; waits for Timer1 interrupt			
****	***	***					
******	•			**********			
	inc	21	0.4	; reg21=1			
******	ldpr ********	1	21	; send reg21 into Port B			
	waiti						
.*****	** SDA bia	h******	***** ****	; waits for Timer1 interrupt			
,	add	21	22	; reg21=3			
	ldpr	1		; send reg21 into Port B			
.*****	** *****			, 3610 16921 1110 1 01 D			
,							
	waiti			; waits for Timer1 interrupt			
.******	**SCL low	*****	**** ****	, water or rimer interrupt			
,	dec	21		; reg21=2			
	ldpr	1	2	; send reg21 into Port B			
.******				*********			
,							
	waiti			; waits for Timer1 interrupt			
				,			
	ldrc	0	01000000b	; PWM-Timer 1 configuration			
	ldcr	8	0	; Timer reset			
	ldrc	21	0	; resets reg21			
	ldrc	0	00000010b	; Port B direction configuration			
	ldcr	13	0	; PB1 input, the whole other pins in output			
.*******	** ****	** *****		oroutines************************************			
TIM1:							
	reti			; return from interrupt			
.******	** ****	** ******	********	*******************			

# **Appendix 2**

.*************************************							
; ; PURP	OSE:	I <sup>2</sup> C communication					
; ; DATE:	:	12/1/2000					
******	** *****	** *****	*******	*******			
			2C the byte from the errupt vectors *******	address 0 to the address 255			
irq 2 TIM		** ****	*******	*********			
,							
;****** F	Peripherals	s and Chip	configurations *****	*** ****** *** *****			
	ldrc ldcr	0	00001000b 0	; interrupt mask configuration ; TM1 not masked, TM2, TM0, ADC, EXT masked			
	ldrc ldcr	0 1	00011110b 0	; interrupt priority configuration ; from the lowest: ADC,TM0,TM2,TM1			
	ldrc ldcr	0 4	00000000b 0	; Port A configuration ; PA7-PA0 output			
	ldrc ldcr	0 8	01000000b 0	; PWM-Timer 1 configuration ; Timer mode, int. on TM1Out falling edge			
	ldrc ldcr	0	00100010b 0	; PWM-Timer 1 configuration ; TM1Out square wave, PRESC1=4			
	ldrc ldcr	0 12	00001000b 0	; Port A mode configuration ; Port A 8 bits, pin22-PA3, pin23-PA2, pin24-PA1			
	ldrc ldcr	0 13	00000010b 0	; Port B direction configuration ; PB1 input, the whole other pins in output			
	ldrc ldcr ldrc ldpr	0 14 0 5	00000000b 0 80 0	; Port B mode configuration ; PB7-PB0 digital I/O ; reg0=80 ; TIMER_COUNT1=80			
.*****	** *******	** ****	*******	******************			

13/2:

.******	;*************************************				
				*Variablesdefinition*********************************	
;TM1 ma ;PB0SCI ;reg10=a ;reg20=c ;reg30=a ;reg40=c ;reg50=b	nages the PB1SD, ddress lata lck cont_ack byte_to_sel	communid A nd	cation spec		
start:					
start.	ldrc ldrc ldrc	10 21 22	0 0 2	; address=0 ; register of support to send data into Port B ; register used to set bit1 of Port B	
init:	ldrc	40	0	; init cont_ack	
start:	call start	_bit		; START condition routine	
send:	call send_data call read_ack			; send byte into SDA bus ; read ACK (result is stored in reg30)	
	and jpnz init	30	30	; if ack=0 the procedure goes on, else restarts	
	inc Idrc sub jpz send	40 41 41	1 40	; increments cont_ack ; if cont_ack=1 then jumps to label 'send' in order ; to send another byte into SDA bus	
	ldrc sub jpz start	41 41	2 40	; if cont_ack=2 then jumps to label 'start'in order ; to perform another START condition	
	call read call send call stop	l_ack		; read procedure ; send acknowledgment ; STOP condition routine	

	ldpr	0	20	; send rea	ad data into port A		
	inc	10		; If before ; cleared a ; Else, if r	nts address this operation reg10<255 flag C is and then new read operation is performed. eg10=255, this operation causes an		
	jpnc	init		; overflow ; finishes.	(flag C is set) and the program		
	halt			; clock ma	aster is stopped		
.******	;*************************************						
.****** ;	******	******	********sta	ırt_bi <b>r</b> routir	ne************************************		
;this routi	ne perform	s the start	of the com	nmunicatir	ng protocol		
start_bit:							
	ldrc	0	00000000	b	; Port B direction configuration		
	ldcr	13	0		; PB6-PB0 output		
	ldrc	0	01000101	b	; PWM-Timer 1 configuration		
	ldcr	8	0		; Timer set and start		
	waiti				; waits for Timer1 interrupt		
.******				SDAhigh*	**************		
	add ldpr	21 1	22 21		; reg21=2 ; send reg21 into Port B		
.******	•			****	***************************************		
	waiti				; waits for Timer1 interrupt		
.*****	*SCL high	******	******	******	********************************		
	inc	21			; reg21=3		
*****	ldpr *******	1 *******	21		; send reg21 into Port B		
,	waiti				; waits for Timer1 interrupt		
.******		21		**** *****	**************************************		
	sub ldpr	1	22 21		; reg21=1 ; send reg21 into Port B		

.***** ******** ******* ******* ******* ****				
	waiti			; waits for Timer1 interrupt
.****	*****	*****	************	CL low ***********************************
,	dec 2 Idpr	:1 1	; reg21=0 21	; send reg21 into Port B
.****	******	*****	***** ********	********************************
	waiti			; waits for Timer1 interrupt
	ldrc ldcr	0 8	01000000b 0	; PWM-Timer 1 configuration ; Timer reset
	ldrc ldcr	0 13	00000010b 0	; Port B direction configuration ; PB1 input, the whole other pins in output
	ret			; return from subroutine
.****	******	*****	***** ****	********************
****	*****	*****	****	
,			\$	send_dataoutine**********************************
send_da	ta:			
	ldrc ldcr	0 13	00000000b 0	; Port B direction configuration ; PB6-PB0 output
.****	*****	*****	***** ********************************	yte_to_send ********************************
,			D	yto_to_bond
	ldrc sub jpnz	0 0 10	0 40	; if cont_ack==0 then
	ldrc jp end0	50	160	; byte_to_send=160 (Device Select Code, RW=0)
10:	ldrc sub jpnz	0 0 I1	1 40	; else ; if cont_ack==1 then
	ldrr	50	10	; byte_to_send=address

	jp	end0		
I1: end0:	ldrc	50	161	; else ; byte_to_send=161 (Device Select Code, RW=1)
,				
, *****	ldrc	23	8	; init counter bit
bit:				
.****	,,	21 50 I2	0	; bit=0 ; shift left byte_to_send ; C is set if MSB was high
l2:	add ldpr	21	22	; if C is set bit=1 (PB1=1) ;send bit of data into PORT B
.***** ,	*****	*****	**** *******	*** ****** *** ****** ***** ***** ******
.****	*****	*****	**** ****	CL pulse ************************************
,	ldrc ldcr	0	01000101b 0	; PWM-Timer 1 configuration ; Timer set and start
	waiti			; waits for Timer1 interrupt
	inc Idpr	21 1	21	; SCL high
	waiti dec	21		; waits for Timer1 interrupt
	ldpr	1	21	; SCL low
	waiti			; waits for Timer1 interrupt
.***** '	ldrc Idcr *****	0 8 *****	01000000b 0	; PWM-Timer 1 configuration ; Timer reset
	Idrc	21	0	; resets reg21
	dec	23		; decrements counter bit

# **AN1222 - APPLICATION NOTE**

18/22

.*****	jpnz bit	* *****	******	; jumps to label 'bit' if the data transfer is ; incomplete, goes out after 8 bits sent	
,					
	ldrc ldcr	0 13	00000010b 0	; Port B direction configuration ; PB1 input, the whole other pins in output	
.****** ;	ret *******	* *****	********	; return from subroutine	
;*************************************					
read_ac	k:				
	ldrc ldcr	0 8	01000101b 0	; PWM-Timer 1 configuration ; Timer set and start	
	waiti			; waits for Timer1 interrupt	
.*****	* * * * * * * * * * * * * * * * * * * *	* *****	********	SCIhigh ***********************************	
	inc	21		; reg21=1	
	ldpr	1	21	; send reg21 into Port B	
.****** ,	* ********	* ******	*******	********************************	
	waiti			; waits for Timer1 interrupt	
	ldri	30	10	; read port B	
	and	30	22	; (XXXXXBX)b AND (00000010)b=(000000B0)b	
.******* ,	* * * * * * * * * * * * * * * * * * * *	* *****	*********	SCLIOW ************************************	
	dec	21		; reg21=0	
****	ldpr	1	21	; send reg21 into Port B	
,	* * * * * * * * * * * * * * * * * * * *	* ******	********	***************************************	
	Waiti			; waits for Timer1 interrupt	
	ldrc	0	01000000b	; PWM-Timer 1 configuration	
	ldcr	8	0	; Timer reset	
	ldrc	21	0	; resets reg21	
	ret			; return from subroutine	
.*************************************					
;*************************************					
,			read	ı_uata outine	
read_data:					

	ldrc ldrc	20 23	0 8	; reg20=0 (reg20 will contain the read data) ; init counter bit of data to read	
;******* read bit:	** ****	** *******	* **********	********	
reau_bit.	ldrc	0	01000101b	; PWM-Timer 1 configuration	
	ldcr	8	0	; Timer set and start	
	waiti			; waits for Timer1 interrupt	
	inc	21		; reg21=1	
	ldpr	1 21		; SCL high	
	waiti			; waits for Timer1 interrupt	
	ldri	31	10	; read port B	
	and	31	22	; (XXXXXBX)b AND (00000010)b=(000000B0)b	
	asr	31		; reg31=(0000000B)b	
	ldrr	32	23	; reg32=counter bit	
.******	** ******	** *******	* *********	***************************************	
.*************************************					
power_of_two:					
	dec	32		; this loop shifts left reg31 so many times	
	jpz end	1		; how much determines the weight of the read bit	
	asl	31		; (2^(reg32-1))	
	jp power	_of_two			
end1:					
ena i.	add	20	31	; reg20=b7*2^7 + b6*2^6 ++ b0*2^0	
.*****		_	-	******************	
	dec	21		; reg21=0	
	ldpr	1	21	; SCL low	
	waiti			; waits for Timer1 interrupt	
	ldrc	0	01000000h	DWM Timer 1 configuration	
	ldcr	0 8	01000000b 0	; PWM-Timer 1 configuration ; Timer reset	
	iuul	U	U	, 11110110301	
	dec	23		; decrement counter bit	
	jpnz read			; jump to label 'read_bit' if the data transfer is	
ldrc	21	0		; incomplete, goes out after 8 bits read ; resets reg21	

# **AN1222 - APPLICATION NOTE**

20/22

	ret			; return from subroutine	
.******	*****	****	**** *******	** ******** ******* ******* **********	
.***** ,	*****	*****	**** ******* *****	send_ackroutine**********************************	
end_ack	:				
	ldrc ldcr	0 13	00000000b 0	; Port B direction configuration ; PB6-PB0 output	
			-	,, = 0 . = 0	
	Idro	0 8	01000101b	; PWM-Timer 1 configuration ; Timer set and start	
	ldcr	0	0	, Timer Set and Start	
	waiti			; waits for Timer1 interrupt	
	waiti			, waits for Time it interrupt	
.**** ,				SDAhigh***********************************	
	add Idpr	21 1	22 21	; reg21=2 ; send reg21 into Port B	
.*****				**************************************	
	waiti			; waits for Timer1 interrupt	
.*********	*****	*****	**** ****	SCLhigh ***********************************	
	inc	21		; reg21=3	
.****	ldpr ******	1	21	; send reg21 into Port B	
,					
	waiti			; waits for Timer1 interrupt	
.****	*****	****	****	SCUow ************************************	
	dec	21		; reg21=2	
.****	ldpr	1	21	; send reg21 into Port B	
.*************************************					
	waiti			; waits for Timer1 interrupt	
	ldrc	0	01000000b	; PWM-Timer 1 configuration	
	ldcr	8	0	; Timer reset	
	ldrc	21	0	; resets reg21	
		•	00000045		
	ldrc	0	00000010b	; Port B direction configuration	

	ldcr	13	0	; PB1 input, the whole other pins in output
	ret			; return from subroutine
.********	*** *****	** ****	* ******	*********
.******	*** *****	**stop_bit	routine*********	**********
stop_bit:	:			
	ldrc ldcr	0 13	00000000b 0	; Port B direction configuration ; PB6-PB0 output
	ldrc ldcr	0	01000101b 0	; PWM-Timer 1 configuration ; Timer set and start
	waiti			; waits for Timer1 interrupt
.******			_	*SDAow ************************************
	ldrc Idpr	21 1	0 21	; reg21=0 ; send reg21 into Port B
.******* ;	*** ******	** ******	* ********* *******	********************
	waiti			; waits for Timer1 interrupt
****		*****		
,	inc 21		* *********	SCIhigh ***********************************
	ldpr 1 21			; send reg21 into Port B
,	waiti			; waits for Timer1 interrupt
,	add	21	22	SD <i>A</i> high ***********************************
******	ldpr *** *******	1 ** ****	21	; send reg21 into Port B
,	waiti			; waits for Timer1 interrupt
.*************************************	dec	** ******* 21	************************************	SCL low ***********************************
	ldpr	1	21	; send reg21 into Port B
<del></del>				

.**************************************					
	waiti			; waits for Timer1 interrupt	
	ldrc ldcr	0	01000000b 0	; PWM-Timer 1 configuration ; Timer reset	
	Idrc	21	0	; resets reg21	
	ldrc ldcr	0 13	00000010b 0	; Port B direction configuration ; PB1 input, the whole other pins in output	
	ret			; return from subroutine	
.******* *****************************					
;*************************************					
.******* ;	reti ******	******	******	; return from interrupt	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics © 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

FUZZYSTUDIO<sup>™</sup> is a registered trademark of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES

#### http://www.st.com

Australia - Brazil - China - Finland - France - Germany - Hong Kong India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.